Why Gemfury?
Push, build, and install
RubyGems
npm packages
Python packages
Maven artifacts
PHP packages
Go Modules
Debian packages
RPM packages
NuGet packages
Repository URL to install this package:
|
Version:
9.0~240807-1.fc42 ▾
|
; The format of the input file:
; each device definition begins with a line like this:
;
; .devicename
;
; after it go the port definitions in this format:
;
; portname address
;
; the bit definitions (optional) are represented like this:
;
; portname.bitname bitnumber
;
; lines beginning with a space are ignored.
; comment lines should be started with ';' character.
;
; the default device is specified at the start of the file
;
; .default device_name
;
; all lines non conforming to the format are passed to the callback function
;------------------------
; ST10 SPECIFIC LINES
;------------------------
;
; the processor definition may include the memory configuration.
; the line format is:
; area CLASS AREA-NAME START:END
;
; where CLASS is anything, but please use one of CODE, DATA, BSS
; START and END are addresses, the end address is not included
; Interrupt vectors are declared in the following way:
; entry NAME ADDRESS COMMENT
.default ST10C167
.ST10C167
; 167crum.pdf, 5826.pdf, ST10C167_datasheet_5826.pdf
; ST10C167_Q3_XX, ST10C167_Q6_XX
; C167CR-LM (RAM 4 KB)
; C167CR-L33M (RAM 4 KB)
; C167CR-4RM (ROM 32 KB RAM 4 KB)
; C167CR-16RM (ROM 128 KB RAM 4 KB)
; C167SR-LM (RAM 4 KB)
; C167CS-LM (RAM 11 KB)
; C167CS-4RM (ROM 32 KB RAM 11 KB)
; MEMORY MAP
area DATA ROM_ALT 0x0000:0x8000
area DATA MEM_EXT 0x8000:0xE000
area DATA XRAM 0xE000:0xE800
area BSS RESERVED_1 0xE800:0xEF00
area DATA CAN 0xEF00:0xF000
area DATA E_SFR 0xF000:0xF200
area BSS RESERVED_2 0xF200:0xF600
area DATA IRAM_SFR 0xF600:0x10000
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMITRAP 0x0008 NMITRAP Non-Maskable Interrupt (Class A Hardware Traps)
entry STOTRAP 0x0010 STOTRAP Stack Overflow (Class A Hardware Traps)
entry STUTRAP 0x0018 STUTRAP Stack Underflow (Class A Hardware Traps)
entry BTRAP 0x0028 BTRAP Class B Hardware Traps
entry CC0INT 0x0040 CAPCOM Register 0
entry CC1INT 0x0044 CAPCOM Register 1
entry CC2INT 0x0048 CAPCOM Register 2
entry CC3INT 0x004C CAPCOM Register 3
entry CC4INT 0x0050 CAPCOM Register 4
entry CC5INT 0x0054 CAPCOM Register 5
entry CC6INT 0x0058 CAPCOM Register 6
entry CC7INT 0x005C CAPCOM Register 7
entry CC8INT 0x0060 CAPCOM Register 8
entry CC9INT 0x0064 CAPCOM Register 9
entry CC10INT 0x0068 CAPCOM Register 10
entry CC11INT 0x006C CAPCOM Register 11
entry CC12INT 0x0070 CAPCOM Register 12
entry CC13INT 0x0074 CAPCOM Register 13
entry CC14INT 0x0078 CAPCOM Register 14
entry CC15INT 0x007C CAPCOM Register 15
entry T0INT 0x0080 CAPCOM Timer 0
entry T1INT 0x0084 CAPCOM Timer 1
entry T2INT 0x0088 GPT1 Timer 2
entry T3INT 0x008C GPT1 Timer 3
entry T4INT 0x0090 GPT1 Timer 4
entry T5INT 0x0094 GPT2 Timer 5
entry T6INT 0x0098 GPT2 Timer 6
entry CRINT 0x009C GPT2 CAPREL Reg.
entry ADCINT 0x00A0 A/D Conversion Complete
entry ADEINT 0x00A4 A/D Overrun Error
entry S0TINT 0x00A8 ASC0 Transmit
entry S0RINT 0x00AC ASC0 Receive
entry S0EINT 0x00B0 ASC0 Error
entry SCTINT 0x00B4 SSC Transmit
entry SCRINT 0x00B8 SSC Receive
entry SCEINT 0x00BC SSC Error
entry CC16INT 0x00C0 CAPCOM Register 16
entry CC17INT 0x00C4 CAPCOM Register 17
entry CC18INT 0x00C8 CAPCOM Register 18
entry CC19INT 0x00CC CAPCOM Register 19
entry CC20INT 0x00D0 CAPCOM Register 20
entry CC21INT 0x00D4 CAPCOM Register 21
entry CC22INT 0x00D8 CAPCOM Register 22
entry CC23INT 0x00DC CAPCOM Register 23
entry CC24INT 0x00E0 CAPCOM Register 24
entry CC25INT 0x00E4 CAPCOM Register 25
entry CC26INT 0x00E8 CAPCOM Register 26
entry CC27INT 0x00EC CAPCOM Register 27
entry CC28INT 0x00F0 CAPCOM Register 28
entry T7INT 0x00F4 CAPCOM Timer 7
entry T8INT 0x00F8 CAPCOM Timer 8
entry PWMINT 0x00FC PWM Channel 0_3
entry XP0INT 0x0100 CAN1
entry XP1INT 0x0104 Unassigned node
entry XP2INT 0x0108 Unassigned node
entry XP3INT 0x010C PLL/OWD
entry CC29INT 0x0110 CAPCOM Register 29
entry CC30INT 0x0114 CAPCOM Register 30
entry CC31INT 0x0118 CAPCOM Register 31
entry S0TBINT 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
CSR 0xEF00 CAN1 Control/Status Register
CSR.BOFF 15 Busoff Status
CSR.EWRN 14 Error Warning Status
CSR.RXOK 12 Received Message Successfully
CSR.TXOK 11 Transmitted Message Successfully
CSR.LEC10 10 Last Error Code bit 10
CSR.LEC9 9 Last Error Code bit 9
CSR.LEC8 8 Last Error Code bit 8
CSR.TM 7 Test Mode
CSR.CCE 6 Configuration Change Enable
CSR.CPS 4 Clock Prescaler Control Bit
CSR.EIE 3 Error Interrupt Enable
CSR.SIE 2 Status Change Interrupt Enable
CSR.IE 1 Interrupt Enable
CSR.INIT 0 Initialization
IR 0xEF02 CAN1 Interrupt Register
IR.INTID7 7 Interrupt Identifier bit 7
IR.INTID6 6 Interrupt Identifier bit 6
IR.INTID5 5 Interrupt Identifier bit 5
IR.INTID4 4 Interrupt Identifier bit 4
IR.INTID3 3 Interrupt Identifier bit 3
IR.INTID2 2 Interrupt Identifier bit 2
IR.INTID1 1 Interrupt Identifier bit 1
IR.INTID0 0 Interrupt Identifier bit 0
BTR 0xEF04 CAN1 Bit Timing Register
BTR.TSEG2_14 14 Time Segment after sample point bit 14
BTR.TSEG2_13 13 Time Segment after sample point bit 13
BTR.TSEG2_12 12 Time Segment after sample point bit 12
BTR.TSEG1_11 11 Time Segment before sample point bit 11
BTR.TSEG1_10 10 Time Segment before sample point bit 10
BTR.TSEG1_9 9 Time Segment before sample point bit 9
BTR.TSEG1_8 8 Time Segment before sample point bit 8
BTR.SJW7 7 (Re)Synchronization Jump Width bit 7
BTR.SJW6 6 (Re)Synchronization Jump Width bit 6
BTR.BRP5 5 Baud Rate Prescaler bit 5
BTR.BRP4 4 Baud Rate Prescaler bit 4
BTR.BRP3 3 Baud Rate Prescaler bit 3
BTR.BRP2 2 Baud Rate Prescaler bit 2
BTR.BRP1 1 Baud Rate Prescaler bit 1
BTR.BRP0 0 Baud Rate Prescaler bit 0
GMS 0xEF06 CAN1 Global Mask Short
GMS.ID20 15 Identifier 20
GMS.ID19 14 Identifier 19
GMS.ID18 13 Identifier 18
GMS.ID28 7 Identifier 28
GMS.ID27 6 Identifier 27
GMS.ID26 5 Identifier 26
GMS.ID25 4 Identifier 25
GMS.ID24 3 Identifier 24
GMS.ID23 2 Identifier 23
GMS.ID22 1 Identifier 22
GMS.ID21 0 Identifier 21
UGML 0xEF08 CAN1 Upper Global Mask Long
UGML.ID20 15 Identifier 20
UGML.ID19 14 Identifier 19
UGML.ID18 13 Identifier 18
UGML.ID17 12 Identifier 17
UGML.ID16 11 Identifier 16
UGML.ID15 10 Identifier 15
UGML.ID14 9 Identifier 14
UGML.ID13 8 Identifier 13
UGML.ID28 7 Identifier 28
UGML.ID27 6 Identifier 27
UGML.ID26 5 Identifier 26
UGML.ID25 4 Identifier 25
UGML.ID24 3 Identifier 24
UGML.ID23 2 Identifier 23
UGML.ID22 1 Identifier 22
UGML.ID21 0 Identifier 21
LGML 0xEF0A CAN1 Lower Global Mask Long
LGML.ID4 15 Identifier 4
LGML.ID3 14 Identifier 3
LGML.ID2 13 Identifier 2
LGML.ID1 12 Identifier 1
LGML.ID0 11 Identifier 0
LGML.ID12 7 Identifier 12
LGML.ID11 6 Identifier 11
LGML.ID10 5 Identifier 10
LGML.ID9 4 Identifier 9
LGML.ID8 3 Identifier 8
LGML.ID7 2 Identifier 7
LGML.ID6 1 Identifier 6
LGML.ID5 0 Identifier 5
UMLM 0xEF0C CAN1 Upper Mask of Last Message
UMLM.ID20 15 Identifier 20
UMLM.ID19 14 Identifier 19
UMLM.ID18 13 Identifier 18
UMLM.ID17 12 Identifier 17
UMLM.ID16 11 Identifier 16
UMLM.ID15 10 Identifier 15
UMLM.ID14 9 Identifier 14
UMLM.ID13 8 Identifier 13
UMLM.ID28 7 Identifier 28
UMLM.ID27 6 Identifier 27
UMLM.ID26 5 Identifier 26
UMLM.ID25 4 Identifier 25
UMLM.ID24 3 Identifier 24
UMLM.ID23 2 Identifier 23
UMLM.ID22 1 Identifier 22
UMLM.ID21 0 Identifier 21
LMLM 0xEF0E CAN1 Lower Mask of Last Message
LMLM.ID4 15 Identifier 4
LMLM.ID3 14 Identifier 3
LMLM.ID2 13 Identifier 2
LMLM.ID1 12 Identifier 1
LMLM.ID0 11 Identifier 0
LMLM.ID12 7 Identifier 12
LMLM.ID11 6 Identifier 11
LMLM.ID10 5 Identifier 10
LMLM.ID9 4 Identifier 9
LMLM.ID8 3 Identifier 8
LMLM.ID7 2 Identifier 7
LMLM.ID6 1 Identifier 6
LMLM.ID5 0 Identifier 5
C1MCR1 0xEF10 CAN1 Message Ctrl. Reg. (msg. 1)
C1MCR1.RMTPND15 15 Remote Pending bit 15
C1MCR1.RMTPND14 14 Remote Pending bit 14
C1MCR1.TXRQ13 13 Transmit Request bit 13
C1MCR1.TXRQ12 12 Transmit Request bit 12
C1MCR1.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR1.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR1.NEWDAT9 9 New Data bit 9
C1MCR1.NEWDAT8 8 New Data bit 8
C1MCR1.MSGVAL7 7 Message Valid bit 7
C1MCR1.MSGVAL6 6 Message Valid bit 6
C1MCR1.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR1.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR1.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR1.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR1.INTPND1 1 Interrupt Pending bit 1
C1MCR1.INTPND0 0 Interrupt Pending bit 0
C1UAR1 0xEF12 CAN1 Upper Arbitration Reg. (msg. 1)
C1UAR1.ID20 15 Identifier bit 20
C1UAR1.ID19 14 Identifier bit 19
C1UAR1.ID18 13 Identifier bit 18
C1UAR1.ID17 12 Identifier bit 17
C1UAR1.ID16 11 Identifier bit 16
C1UAR1.ID15 10 Identifier bit 15
C1UAR1.ID14 9 Identifier bit 14
C1UAR1.ID13 8 Identifier bit 13
C1UAR1.ID28 7 Identifier bit 28
C1UAR1.ID27 6 Identifier bit 27
C1UAR1.ID26 5 Identifier bit 26
C1UAR1.ID25 4 Identifier bit 25
C1UAR1.ID24 3 Identifier bit 24
C1UAR1.ID23 2 Identifier bit 23
C1UAR1.ID22 1 Identifier bit 22
C1UAR1.ID21 0 Identifier bit 21
C1LAR1 0xEF14 CAN1 Lower Arbitration Reg. (msg. 1)
C1LAR1.ID4 15 Identifier bit 4
C1LAR1.ID3 14 Identifier bit 3
C1LAR1.ID2 13 Identifier bit 2
C1LAR1.ID1 12 Identifier bit 1
C1LAR1.ID0 11 Identifier bit 0
C1LAR1.ID12 7 Identifier bit 12
C1LAR1.ID11 6 Identifier bit 11
C1LAR1.ID10 5 Identifier bit 10
C1LAR1.ID9 4 Identifier bit 9
C1LAR1.ID8 3 Identifier bit 8
C1LAR1.ID7 2 Identifier bit 7
C1LAR1.ID6 1 Identifier bit 6
C1LAR1.ID5 0 Identifier bit 5
C1MCFG1 0xEF16 CAN1 Message Configuration Register (msg. 1)
C1MCFG1.DLC7 7 Data Length Code bit 7
C1MCFG1.DLC6 6 Data Length Code bit 6
C1MCFG1.DLC5 5 Data Length Code bit 5
C1MCFG1.DLC4 4 Data Length Code bit 4
C1MCFG1.DIR 3 Message Direction
C1MCFG1.XTD 2 Extended Identifier
C1MCR2 0xEF20 CAN1 Message Ctrl. Reg. (msg. 2)
C1MCR2.RMTPND15 15 Remote Pending bit 15
C1MCR2.RMTPND14 14 Remote Pending bit 14
C1MCR2.TXRQ13 13 Transmit Request bit 13
C1MCR2.TXRQ12 12 Transmit Request bit 12
C1MCR2.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR2.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR2.NEWDAT9 9 New Data bit 9
C1MCR2.NEWDAT8 8 New Data bit 8
C1MCR2.MSGVAL7 7 Message Valid bit 7
C1MCR2.MSGVAL6 6 Message Valid bit 6
C1MCR2.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR2.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR2.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR2.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR2.INTPND1 1 Interrupt Pending bit 1
C1MCR2.INTPND0 0 Interrupt Pending bit 0
C1UAR2 0xEF22 CAN1 Upper Arbitration Reg. (msg. 2)
C1UAR2.ID20 15 Identifier bit 20
C1UAR2.ID19 14 Identifier bit 19
C1UAR2.ID18 13 Identifier bit 18
C1UAR2.ID17 12 Identifier bit 17
C1UAR2.ID16 11 Identifier bit 16
C1UAR2.ID15 10 Identifier bit 15
C1UAR2.ID14 9 Identifier bit 14
C1UAR2.ID13 8 Identifier bit 13
C1UAR2.ID28 7 Identifier bit 28
C1UAR2.ID27 6 Identifier bit 27
C1UAR2.ID26 5 Identifier bit 26
C1UAR2.ID25 4 Identifier bit 25
C1UAR2.ID24 3 Identifier bit 24
C1UAR2.ID23 2 Identifier bit 23
C1UAR2.ID22 1 Identifier bit 22
C1UAR2.ID21 0 Identifier bit 21
C1LAR2 0xEF24 CAN1 Lower Arbitration Reg. (msg. 2)
C1LAR2.ID4 15 Identifier bit 4
C1LAR2.ID3 14 Identifier bit 3
C1LAR2.ID2 13 Identifier bit 2
C1LAR2.ID1 12 Identifier bit 1
C1LAR2.ID0 11 Identifier bit 0
C1LAR2.ID12 7 Identifier bit 12
C1LAR2.ID11 6 Identifier bit 11
C1LAR2.ID10 5 Identifier bit 10
C1LAR2.ID9 4 Identifier bit 9
C1LAR2.ID8 3 Identifier bit 8
C1LAR2.ID7 2 Identifier bit 7
C1LAR2.ID6 1 Identifier bit 6
C1LAR2.ID5 0 Identifier bit 5
C1MCFG2 0xEF26 CAN1 Message Configuration Register (msg. 2)
C1MCFG2.DLC7 7 Data Length Code bit 7
C1MCFG2.DLC6 6 Data Length Code bit 6
C1MCFG2.DLC5 5 Data Length Code bit 5
C1MCFG2.DLC4 4 Data Length Code bit 4
C1MCFG2.DIR 3 Message Direction
C1MCFG2.XTD 2 Extended Identifier
C1MCR3 0xEF30 CAN1 Message Ctrl. Reg. (msg. 3)
C1MCR3.RMTPND15 15 Remote Pending bit 15
C1MCR3.RMTPND14 14 Remote Pending bit 14
C1MCR3.TXRQ13 13 Transmit Request bit 13
C1MCR3.TXRQ12 12 Transmit Request bit 12
C1MCR3.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR3.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR3.NEWDAT9 9 New Data bit 9
C1MCR3.NEWDAT8 8 New Data bit 8
C1MCR3.MSGVAL7 7 Message Valid bit 7
C1MCR3.MSGVAL6 6 Message Valid bit 6
C1MCR3.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR3.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR3.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR3.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR3.INTPND1 1 Interrupt Pending bit 1
C1MCR3.INTPND0 0 Interrupt Pending bit 0
C1UAR3 0xEF32 CAN1 Upper Arbitration Reg. (msg. 3)
C1UAR3.ID20 15 Identifier bit 20
C1UAR3.ID19 14 Identifier bit 19
C1UAR3.ID18 13 Identifier bit 18
C1UAR3.ID17 12 Identifier bit 17
C1UAR3.ID16 11 Identifier bit 16
C1UAR3.ID15 10 Identifier bit 15
C1UAR3.ID14 9 Identifier bit 14
C1UAR3.ID13 8 Identifier bit 13
C1UAR3.ID28 7 Identifier bit 28
C1UAR3.ID27 6 Identifier bit 27
C1UAR3.ID26 5 Identifier bit 26
C1UAR3.ID25 4 Identifier bit 25
C1UAR3.ID24 3 Identifier bit 24
C1UAR3.ID23 2 Identifier bit 23
C1UAR3.ID22 1 Identifier bit 22
C1UAR3.ID21 0 Identifier bit 21
C1LAR3 0xEF34 CAN1 Lower Arbitration Reg. (msg. 3)
C1LAR3.ID4 15 Identifier bit 4
C1LAR3.ID3 14 Identifier bit 3
C1LAR3.ID2 13 Identifier bit 2
C1LAR3.ID1 12 Identifier bit 1
C1LAR3.ID0 11 Identifier bit 0
C1LAR3.ID12 7 Identifier bit 12
C1LAR3.ID11 6 Identifier bit 11
C1LAR3.ID10 5 Identifier bit 10
C1LAR3.ID9 4 Identifier bit 9
C1LAR3.ID8 3 Identifier bit 8
C1LAR3.ID7 2 Identifier bit 7
C1LAR3.ID6 1 Identifier bit 6
C1LAR3.ID5 0 Identifier bit 5
C1MCFG3 0xEF36 CAN1 Message Configuration Register (msg. 3)
C1MCFG3.DLC7 7 Data Length Code bit 7
C1MCFG3.DLC6 6 Data Length Code bit 6
C1MCFG3.DLC5 5 Data Length Code bit 5
C1MCFG3.DLC4 4 Data Length Code bit 4
C1MCFG3.DIR 3 Message Direction
C1MCFG3.XTD 2 Extended Identifier
C1MCR4 0xEF40 CAN1 Message Ctrl. Reg. (msg. 4)
C1MCR4.RMTPND15 15 Remote Pending bit 15
C1MCR4.RMTPND14 14 Remote Pending bit 14
C1MCR4.TXRQ13 13 Transmit Request bit 13
C1MCR4.TXRQ12 12 Transmit Request bit 12
C1MCR4.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR4.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR4.NEWDAT9 9 New Data bit 9
C1MCR4.NEWDAT8 8 New Data bit 8
C1MCR4.MSGVAL7 7 Message Valid bit 7
C1MCR4.MSGVAL6 6 Message Valid bit 6
C1MCR4.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR4.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR4.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR4.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR4.INTPND1 1 Interrupt Pending bit 1
C1MCR4.INTPND0 0 Interrupt Pending bit 0
C1UAR4 0xEF42 CAN1 Upper Arbitration Reg. (msg. 4)
C1UAR4.ID20 15 Identifier bit 20
C1UAR4.ID19 14 Identifier bit 19
C1UAR4.ID18 13 Identifier bit 18
C1UAR4.ID17 12 Identifier bit 17
C1UAR4.ID16 11 Identifier bit 16
C1UAR4.ID15 10 Identifier bit 15
C1UAR4.ID14 9 Identifier bit 14
C1UAR4.ID13 8 Identifier bit 13
C1UAR4.ID28 7 Identifier bit 28
C1UAR4.ID27 6 Identifier bit 27
C1UAR4.ID26 5 Identifier bit 26
C1UAR4.ID25 4 Identifier bit 25
C1UAR4.ID24 3 Identifier bit 24
C1UAR4.ID23 2 Identifier bit 23
C1UAR4.ID22 1 Identifier bit 22
C1UAR4.ID21 0 Identifier bit 21
C1LAR4 0xEF44 CAN1 Lower Arbitration Reg. (msg. 4)
C1LAR4.ID4 15 Identifier bit 4
C1LAR4.ID3 14 Identifier bit 3
C1LAR4.ID2 13 Identifier bit 2
C1LAR4.ID1 12 Identifier bit 1
C1LAR4.ID0 11 Identifier bit 0
C1LAR4.ID12 7 Identifier bit 12
C1LAR4.ID11 6 Identifier bit 11
C1LAR4.ID10 5 Identifier bit 10
C1LAR4.ID9 4 Identifier bit 9
C1LAR4.ID8 3 Identifier bit 8
C1LAR4.ID7 2 Identifier bit 7
C1LAR4.ID6 1 Identifier bit 6
C1LAR4.ID5 0 Identifier bit 5
C1MCFG4 0xEF46 CAN1 Message Configuration Register (msg. 4)
C1MCFG4.DLC7 7 Data Length Code bit 7
C1MCFG4.DLC6 6 Data Length Code bit 6
C1MCFG4.DLC5 5 Data Length Code bit 5
C1MCFG4.DLC4 4 Data Length Code bit 4
C1MCFG4.DIR 3 Message Direction
C1MCFG4.XTD 2 Extended Identifier
C1MCR5 0xEF50 CAN1 Message Ctrl. Reg. (msg. 5)
C1MCR5.RMTPND15 15 Remote Pending bit 15
C1MCR5.RMTPND14 14 Remote Pending bit 14
C1MCR5.TXRQ13 13 Transmit Request bit 13
C1MCR5.TXRQ12 12 Transmit Request bit 12
C1MCR5.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR5.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR5.NEWDAT9 9 New Data bit 9
C1MCR5.NEWDAT8 8 New Data bit 8
C1MCR5.MSGVAL7 7 Message Valid bit 7
C1MCR5.MSGVAL6 6 Message Valid bit 6
C1MCR5.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR5.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR5.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR5.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR5.INTPND1 1 Interrupt Pending bit 1
C1MCR5.INTPND0 0 Interrupt Pending bit 0
C1UAR5 0xEF52 CAN1 Upper Arbitration Reg. (msg. 5)
C1UAR5.ID20 15 Identifier bit 20
C1UAR5.ID19 14 Identifier bit 19
C1UAR5.ID18 13 Identifier bit 18
C1UAR5.ID17 12 Identifier bit 17
C1UAR5.ID16 11 Identifier bit 16
C1UAR5.ID15 10 Identifier bit 15
C1UAR5.ID14 9 Identifier bit 14
C1UAR5.ID13 8 Identifier bit 13
C1UAR5.ID28 7 Identifier bit 28
C1UAR5.ID27 6 Identifier bit 27
C1UAR5.ID26 5 Identifier bit 26
C1UAR5.ID25 4 Identifier bit 25
C1UAR5.ID24 3 Identifier bit 24
C1UAR5.ID23 2 Identifier bit 23
C1UAR5.ID22 1 Identifier bit 22
C1UAR5.ID21 0 Identifier bit 21
C1LAR5 0xEF54 CAN1 Lower Arbitration Reg. (msg. 5)
C1LAR5.ID4 15 Identifier bit 4
C1LAR5.ID3 14 Identifier bit 3
C1LAR5.ID2 13 Identifier bit 2
C1LAR5.ID1 12 Identifier bit 1
C1LAR5.ID0 11 Identifier bit 0
C1LAR5.ID12 7 Identifier bit 12
C1LAR5.ID11 6 Identifier bit 11
C1LAR5.ID10 5 Identifier bit 10
C1LAR5.ID9 4 Identifier bit 9
C1LAR5.ID8 3 Identifier bit 8
C1LAR5.ID7 2 Identifier bit 7
C1LAR5.ID6 1 Identifier bit 6
C1LAR5.ID5 0 Identifier bit 5
C1MCFG5 0xEF56 CAN1 Message Configuration Register (msg. 5)
C1MCFG5.DLC7 7 Data Length Code bit 7
C1MCFG5.DLC6 6 Data Length Code bit 6
C1MCFG5.DLC5 5 Data Length Code bit 5
C1MCFG5.DLC4 4 Data Length Code bit 4
C1MCFG5.DIR 3 Message Direction
C1MCFG5.XTD 2 Extended Identifier
C1MCR6 0xEF60 CAN1 Message Ctrl. Reg. (msg. 6)
C1MCR6.RMTPND15 15 Remote Pending bit 15
C1MCR6.RMTPND14 14 Remote Pending bit 14
C1MCR6.TXRQ13 13 Transmit Request bit 13
C1MCR6.TXRQ12 12 Transmit Request bit 12
C1MCR6.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR6.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR6.NEWDAT9 9 New Data bit 9
C1MCR6.NEWDAT8 8 New Data bit 8
C1MCR6.MSGVAL7 7 Message Valid bit 7
C1MCR6.MSGVAL6 6 Message Valid bit 6
C1MCR6.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR6.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR6.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR6.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR6.INTPND1 1 Interrupt Pending bit 1
C1MCR6.INTPND0 0 Interrupt Pending bit 0
C1UAR6 0xEF62 CAN1 Upper Arbitration Reg. (msg. 6)
C1UAR6.ID20 15 Identifier bit 20
C1UAR6.ID19 14 Identifier bit 19
C1UAR6.ID18 13 Identifier bit 18
C1UAR6.ID17 12 Identifier bit 17
C1UAR6.ID16 11 Identifier bit 16
C1UAR6.ID15 10 Identifier bit 15
C1UAR6.ID14 9 Identifier bit 14
C1UAR6.ID13 8 Identifier bit 13
C1UAR6.ID28 7 Identifier bit 28
C1UAR6.ID27 6 Identifier bit 27
C1UAR6.ID26 5 Identifier bit 26
C1UAR6.ID25 4 Identifier bit 25
C1UAR6.ID24 3 Identifier bit 24
C1UAR6.ID23 2 Identifier bit 23
C1UAR6.ID22 1 Identifier bit 22
C1UAR6.ID21 0 Identifier bit 21
C1LAR6 0xEF64 CAN1 Lower Arbitration Reg. (msg. 6)
C1LAR6.ID4 15 Identifier bit 4
C1LAR6.ID3 14 Identifier bit 3
C1LAR6.ID2 13 Identifier bit 2
C1LAR6.ID1 12 Identifier bit 1
C1LAR6.ID0 11 Identifier bit 0
C1LAR6.ID12 7 Identifier bit 12
C1LAR6.ID11 6 Identifier bit 11
C1LAR6.ID10 5 Identifier bit 10
C1LAR6.ID9 4 Identifier bit 9
C1LAR6.ID8 3 Identifier bit 8
C1LAR6.ID7 2 Identifier bit 7
C1LAR6.ID6 1 Identifier bit 6
C1LAR6.ID5 0 Identifier bit 5
C1MCFG6 0xEF66 CAN1 Message Configuration Register (msg. 6)
C1MCFG6.DLC7 7 Data Length Code bit 7
C1MCFG6.DLC6 6 Data Length Code bit 6
C1MCFG6.DLC5 5 Data Length Code bit 5
C1MCFG6.DLC4 4 Data Length Code bit 4
C1MCFG6.DIR 3 Message Direction
C1MCFG6.XTD 2 Extended Identifier
C1MCR7 0xEF70 CAN1 Message Ctrl. Reg. (msg. 7)
C1MCR7.RMTPND15 15 Remote Pending bit 15
C1MCR7.RMTPND14 14 Remote Pending bit 14
C1MCR7.TXRQ13 13 Transmit Request bit 13
C1MCR7.TXRQ12 12 Transmit Request bit 12
C1MCR7.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR7.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR7.NEWDAT9 9 New Data bit 9
C1MCR7.NEWDAT8 8 New Data bit 8
C1MCR7.MSGVAL7 7 Message Valid bit 7
C1MCR7.MSGVAL6 6 Message Valid bit 6
C1MCR7.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR7.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR7.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR7.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR7.INTPND1 1 Interrupt Pending bit 1
C1MCR7.INTPND0 0 Interrupt Pending bit 0
C1UAR7 0xEF72 CAN1 Upper Arbitration Reg. (msg. 7)
C1UAR7.ID20 15 Identifier bit 20
C1UAR7.ID19 14 Identifier bit 19
C1UAR7.ID18 13 Identifier bit 18
C1UAR7.ID17 12 Identifier bit 17
C1UAR7.ID16 11 Identifier bit 16
C1UAR7.ID15 10 Identifier bit 15
C1UAR7.ID14 9 Identifier bit 14
C1UAR7.ID13 8 Identifier bit 13
C1UAR7.ID28 7 Identifier bit 28
C1UAR7.ID27 6 Identifier bit 27
C1UAR7.ID26 5 Identifier bit 26
C1UAR7.ID25 4 Identifier bit 25
C1UAR7.ID24 3 Identifier bit 24
C1UAR7.ID23 2 Identifier bit 23
C1UAR7.ID22 1 Identifier bit 22
C1UAR7.ID21 0 Identifier bit 21
C1LAR7 0xEF74 CAN1 Lower Arbitration Reg. (msg. 7)
C1LAR7.ID4 15 Identifier bit 4
C1LAR7.ID3 14 Identifier bit 3
C1LAR7.ID2 13 Identifier bit 2
C1LAR7.ID1 12 Identifier bit 1
C1LAR7.ID0 11 Identifier bit 0
C1LAR7.ID12 7 Identifier bit 12
C1LAR7.ID11 6 Identifier bit 11
C1LAR7.ID10 5 Identifier bit 10
C1LAR7.ID9 4 Identifier bit 9
C1LAR7.ID8 3 Identifier bit 8
C1LAR7.ID7 2 Identifier bit 7
C1LAR7.ID6 1 Identifier bit 6
C1LAR7.ID5 0 Identifier bit 5
C1MCFG7 0xEF76 CAN1 Message Configuration Register (msg. 7)
C1MCFG7.DLC7 7 Data Length Code bit 7
C1MCFG7.DLC6 6 Data Length Code bit 6
C1MCFG7.DLC5 5 Data Length Code bit 5
C1MCFG7.DLC4 4 Data Length Code bit 4
C1MCFG7.DIR 3 Message Direction
C1MCFG7.XTD 2 Extended Identifier
C1MCR8 0xEF80 CAN1 Message Ctrl. Reg. (msg. 8)
C1MCR8.RMTPND15 15 Remote Pending bit 15
C1MCR8.RMTPND14 14 Remote Pending bit 14
C1MCR8.TXRQ13 13 Transmit Request bit 13
C1MCR8.TXRQ12 12 Transmit Request bit 12
C1MCR8.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR8.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR8.NEWDAT9 9 New Data bit 9
C1MCR8.NEWDAT8 8 New Data bit 8
C1MCR8.MSGVAL7 7 Message Valid bit 7
C1MCR8.MSGVAL6 6 Message Valid bit 6
C1MCR8.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR8.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR8.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR8.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR8.INTPND1 1 Interrupt Pending bit 1
C1MCR8.INTPND0 0 Interrupt Pending bit 0
C1UAR8 0xEF82 CAN1 Upper Arbitration Reg. (msg. 8)
C1UAR8.ID20 15 Identifier bit 20
C1UAR8.ID19 14 Identifier bit 19
C1UAR8.ID18 13 Identifier bit 18
C1UAR8.ID17 12 Identifier bit 17
C1UAR8.ID16 11 Identifier bit 16
C1UAR8.ID15 10 Identifier bit 15
C1UAR8.ID14 9 Identifier bit 14
C1UAR8.ID13 8 Identifier bit 13
C1UAR8.ID28 7 Identifier bit 28
C1UAR8.ID27 6 Identifier bit 27
C1UAR8.ID26 5 Identifier bit 26
C1UAR8.ID25 4 Identifier bit 25
C1UAR8.ID24 3 Identifier bit 24
C1UAR8.ID23 2 Identifier bit 23
C1UAR8.ID22 1 Identifier bit 22
C1UAR8.ID21 0 Identifier bit 21
C1LAR8 0xEF84 CAN1 Lower Arbitration Reg. (msg. 8)
C1LAR8.ID4 15 Identifier bit 4
C1LAR8.ID3 14 Identifier bit 3
C1LAR8.ID2 13 Identifier bit 2
C1LAR8.ID1 12 Identifier bit 1
C1LAR8.ID0 11 Identifier bit 0
C1LAR8.ID12 7 Identifier bit 12
C1LAR8.ID11 6 Identifier bit 11
C1LAR8.ID10 5 Identifier bit 10
C1LAR8.ID9 4 Identifier bit 9
C1LAR8.ID8 3 Identifier bit 8
C1LAR8.ID7 2 Identifier bit 7
C1LAR8.ID6 1 Identifier bit 6
C1LAR8.ID5 0 Identifier bit 5
C1MCFG8 0xEF86 CAN1 Message Configuration Register (msg. 8)
C1MCFG8.DLC7 7 Data Length Code bit 7
C1MCFG8.DLC6 6 Data Length Code bit 6
C1MCFG8.DLC5 5 Data Length Code bit 5
C1MCFG8.DLC4 4 Data Length Code bit 4
C1MCFG8.DIR 3 Message Direction
C1MCFG8.XTD 2 Extended Identifier
C1MCR9 0xEF90 CAN1 Message Ctrl. Reg. (msg. 9)
C1MCR9.RMTPND15 15 Remote Pending bit 15
C1MCR9.RMTPND14 14 Remote Pending bit 14
C1MCR9.TXRQ13 13 Transmit Request bit 13
C1MCR9.TXRQ12 12 Transmit Request bit 12
C1MCR9.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR9.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR9.NEWDAT9 9 New Data bit 9
C1MCR9.NEWDAT8 8 New Data bit 8
C1MCR9.MSGVAL7 7 Message Valid bit 7
C1MCR9.MSGVAL6 6 Message Valid bit 6
C1MCR9.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR9.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR9.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR9.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR9.INTPND1 1 Interrupt Pending bit 1
C1MCR9.INTPND0 0 Interrupt Pending bit 0
C1UAR9 0xEF92 CAN1 Upper Arbitration Reg. (msg. 9)
C1UAR9.ID20 15 Identifier bit 20
C1UAR9.ID19 14 Identifier bit 19
C1UAR9.ID18 13 Identifier bit 18
C1UAR9.ID17 12 Identifier bit 17
C1UAR9.ID16 11 Identifier bit 16
C1UAR9.ID15 10 Identifier bit 15
C1UAR9.ID14 9 Identifier bit 14
C1UAR9.ID13 8 Identifier bit 13
C1UAR9.ID28 7 Identifier bit 28
C1UAR9.ID27 6 Identifier bit 27
C1UAR9.ID26 5 Identifier bit 26
C1UAR9.ID25 4 Identifier bit 25
C1UAR9.ID24 3 Identifier bit 24
C1UAR9.ID23 2 Identifier bit 23
C1UAR9.ID22 1 Identifier bit 22
C1UAR9.ID21 0 Identifier bit 21
C1LAR9 0xEF94 CAN1 Lower Arbitration Reg. (msg. 9)
C1LAR9.ID4 15 Identifier bit 4
C1LAR9.ID3 14 Identifier bit 3
C1LAR9.ID2 13 Identifier bit 2
C1LAR9.ID1 12 Identifier bit 1
C1LAR9.ID0 11 Identifier bit 0
C1LAR9.ID12 7 Identifier bit 12
C1LAR9.ID11 6 Identifier bit 11
C1LAR9.ID10 5 Identifier bit 10
C1LAR9.ID9 4 Identifier bit 9
C1LAR9.ID8 3 Identifier bit 8
C1LAR9.ID7 2 Identifier bit 7
C1LAR9.ID6 1 Identifier bit 6
C1LAR9.ID5 0 Identifier bit 5
C1MCFG9 0xEF96 CAN1 Message Configuration Register (msg. 9)
C1MCFG9.DLC7 7 Data Length Code bit 7
C1MCFG9.DLC6 6 Data Length Code bit 6
C1MCFG9.DLC5 5 Data Length Code bit 5
C1MCFG9.DLC4 4 Data Length Code bit 4
C1MCFG9.DIR 3 Message Direction
C1MCFG9.XTD 2 Extended Identifier
C1MCRA 0xEFA0 CAN1 Message Ctrl. Reg. (msg. A)
C1MCRA.RMTPND15 15 Remote Pending bit 15
C1MCRA.RMTPND14 14 Remote Pending bit 14
C1MCRA.TXRQ13 13 Transmit Request bit 13
C1MCRA.TXRQ12 12 Transmit Request bit 12
C1MCRA.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRA.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRA.NEWDAT9 9 New Data bit 9
C1MCRA.NEWDAT8 8 New Data bit 8
C1MCRA.MSGVAL7 7 Message Valid bit 7
C1MCRA.MSGVAL6 6 Message Valid bit 6
C1MCRA.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRA.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRA.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRA.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRA.INTPND1 1 Interrupt Pending bit 1
C1MCRA.INTPND0 0 Interrupt Pending bit 0
C1UARA 0xEFA2 CAN1 Upper Arbitration Reg. (msg. A)
C1UARA.ID20 15 Identifier bit 20
C1UARA.ID19 14 Identifier bit 19
C1UARA.ID18 13 Identifier bit 18
C1UARA.ID17 12 Identifier bit 17
C1UARA.ID16 11 Identifier bit 16
C1UARA.ID15 10 Identifier bit 15
C1UARA.ID14 9 Identifier bit 14
C1UARA.ID13 8 Identifier bit 13
C1UARA.ID28 7 Identifier bit 28
C1UARA.ID27 6 Identifier bit 27
C1UARA.ID26 5 Identifier bit 26
C1UARA.ID25 4 Identifier bit 25
C1UARA.ID24 3 Identifier bit 24
C1UARA.ID23 2 Identifier bit 23
C1UARA.ID22 1 Identifier bit 22
C1UARA.ID21 0 Identifier bit 21
C1LARA 0xEFA4 CAN1 Lower Arbitration Reg. (msg. A)
C1LARA.ID4 15 Identifier bit 4
C1LARA.ID3 14 Identifier bit 3
C1LARA.ID2 13 Identifier bit 2
C1LARA.ID1 12 Identifier bit 1
C1LARA.ID0 11 Identifier bit 0
C1LARA.ID12 7 Identifier bit 12
C1LARA.ID11 6 Identifier bit 11
C1LARA.ID10 5 Identifier bit 10
C1LARA.ID9 4 Identifier bit 9
C1LARA.ID8 3 Identifier bit 8
C1LARA.ID7 2 Identifier bit 7
C1LARA.ID6 1 Identifier bit 6
C1LARA.ID5 0 Identifier bit 5
C1MCFGA 0xEFA6 CAN1 Message Configuration Register (msg. A)
C1MCFGA.DLC7 7 Data Length Code bit 7
C1MCFGA.DLC6 6 Data Length Code bit 6
C1MCFGA.DLC5 5 Data Length Code bit 5
C1MCFGA.DLC4 4 Data Length Code bit 4
C1MCFGA.DIR 3 Message Direction
C1MCFGA.XTD 2 Extended Identifier
C1MCRB 0xEFB0 CAN1 Message Ctrl. Reg. (msg. B)
C1MCRB.RMTPND15 15 Remote Pending bit 15
C1MCRB.RMTPND14 14 Remote Pending bit 14
C1MCRB.TXRQ13 13 Transmit Request bit 13
C1MCRB.TXRQ12 12 Transmit Request bit 12
C1MCRB.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRB.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRB.NEWDAT9 9 New Data bit 9
C1MCRB.NEWDAT8 8 New Data bit 8
C1MCRB.MSGVAL7 7 Message Valid bit 7
C1MCRB.MSGVAL6 6 Message Valid bit 6
C1MCRB.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRB.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRB.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRB.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRB.INTPND1 1 Interrupt Pending bit 1
C1MCRB.INTPND0 0 Interrupt Pending bit 0
C1UARB 0xEFB2 CAN1 Upper Arbitration Reg. (msg. B)
C1UARB.ID20 15 Identifier bit 20
C1UARB.ID19 14 Identifier bit 19
C1UARB.ID18 13 Identifier bit 18
C1UARB.ID17 12 Identifier bit 17
C1UARB.ID16 11 Identifier bit 16
C1UARB.ID15 10 Identifier bit 15
C1UARB.ID14 9 Identifier bit 14
C1UARB.ID13 8 Identifier bit 13
C1UARB.ID28 7 Identifier bit 28
C1UARB.ID27 6 Identifier bit 27
C1UARB.ID26 5 Identifier bit 26
C1UARB.ID25 4 Identifier bit 25
C1UARB.ID24 3 Identifier bit 24
C1UARB.ID23 2 Identifier bit 23
C1UARB.ID22 1 Identifier bit 22
C1UARB.ID21 0 Identifier bit 21
C1LARB 0xEFB4 CAN1 Lower Arbitration Reg. (msg. B)
C1LARB.ID4 15 Identifier bit 4
C1LARB.ID3 14 Identifier bit 3
C1LARB.ID2 13 Identifier bit 2
C1LARB.ID1 12 Identifier bit 1
C1LARB.ID0 11 Identifier bit 0
C1LARB.ID12 7 Identifier bit 12
C1LARB.ID11 6 Identifier bit 11
C1LARB.ID10 5 Identifier bit 10
C1LARB.ID9 4 Identifier bit 9
C1LARB.ID8 3 Identifier bit 8
C1LARB.ID7 2 Identifier bit 7
C1LARB.ID6 1 Identifier bit 6
C1LARB.ID5 0 Identifier bit 5
C1MCFGB 0xEFB6 CAN1 Message Configuration Register (msg. B)
C1MCFGB.DLC7 7 Data Length Code bit 7
C1MCFGB.DLC6 6 Data Length Code bit 6
C1MCFGB.DLC5 5 Data Length Code bit 5
C1MCFGB.DLC4 4 Data Length Code bit 4
C1MCFGB.DIR 3 Message Direction
C1MCFGB.XTD 2 Extended Identifier
C1MCRC 0xEFC0 CAN1 Message Ctrl. Reg. (msg. C)
C1MCRC.RMTPND15 15 Remote Pending bit 15
C1MCRC.RMTPND14 14 Remote Pending bit 14
C1MCRC.TXRQ13 13 Transmit Request bit 13
C1MCRC.TXRQ12 12 Transmit Request bit 12
C1MCRC.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRC.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRC.NEWDAT9 9 New Data bit 9
C1MCRC.NEWDAT8 8 New Data bit 8
C1MCRC.MSGVAL7 7 Message Valid bit 7
C1MCRC.MSGVAL6 6 Message Valid bit 6
C1MCRC.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRC.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRC.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRC.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRC.INTPND1 1 Interrupt Pending bit 1
C1MCRC.INTPND0 0 Interrupt Pending bit 0
C1UARC 0xEFC2 CAN1 Upper Arbitration Reg. (msg. C)
C1UARC.ID20 15 Identifier bit 20
C1UARC.ID19 14 Identifier bit 19
C1UARC.ID18 13 Identifier bit 18
C1UARC.ID17 12 Identifier bit 17
C1UARC.ID16 11 Identifier bit 16
C1UARC.ID15 10 Identifier bit 15
C1UARC.ID14 9 Identifier bit 14
C1UARC.ID13 8 Identifier bit 13
C1UARC.ID28 7 Identifier bit 28
C1UARC.ID27 6 Identifier bit 27
C1UARC.ID26 5 Identifier bit 26
C1UARC.ID25 4 Identifier bit 25
C1UARC.ID24 3 Identifier bit 24
C1UARC.ID23 2 Identifier bit 23
C1UARC.ID22 1 Identifier bit 22
C1UARC.ID21 0 Identifier bit 21
C1LARC 0xEFC4 CAN1 Lower Arbitration Reg. (msg. C)
C1LARC.ID4 15 Identifier bit 4
C1LARC.ID3 14 Identifier bit 3
C1LARC.ID2 13 Identifier bit 2
C1LARC.ID1 12 Identifier bit 1
C1LARC.ID0 11 Identifier bit 0
C1LARC.ID12 7 Identifier bit 12
C1LARC.ID11 6 Identifier bit 11
C1LARC.ID10 5 Identifier bit 10
C1LARC.ID9 4 Identifier bit 9
C1LARC.ID8 3 Identifier bit 8
C1LARC.ID7 2 Identifier bit 7
C1LARC.ID6 1 Identifier bit 6
C1LARC.ID5 0 Identifier bit 5
C1MCFGC 0xEFC6 CAN1 Message Configuration Register (msg. C)
C1MCFGC.DLC7 7 Data Length Code bit 7
C1MCFGC.DLC6 6 Data Length Code bit 6
C1MCFGC.DLC5 5 Data Length Code bit 5
C1MCFGC.DLC4 4 Data Length Code bit 4
C1MCFGC.DIR 3 Message Direction
C1MCFGC.XTD 2 Extended Identifier
C1MCRD 0xEFD0 CAN1 Message Ctrl. Reg. (msg. D)
C1MCRD.RMTPND15 15 Remote Pending bit 15
C1MCRD.RMTPND14 14 Remote Pending bit 14
C1MCRD.TXRQ13 13 Transmit Request bit 13
C1MCRD.TXRQ12 12 Transmit Request bit 12
C1MCRD.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRD.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRD.NEWDAT9 9 New Data bit 9
C1MCRD.NEWDAT8 8 New Data bit 8
C1MCRD.MSGVAL7 7 Message Valid bit 7
C1MCRD.MSGVAL6 6 Message Valid bit 6
C1MCRD.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRD.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRD.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRD.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRD.INTPND1 1 Interrupt Pending bit 1
C1MCRD.INTPND0 0 Interrupt Pending bit 0
C1UARD 0xEFD2 CAN1 Upper Arbitration Reg. (msg. D)
C1UARD.ID20 15 Identifier bit 20
C1UARD.ID19 14 Identifier bit 19
C1UARD.ID18 13 Identifier bit 18
C1UARD.ID17 12 Identifier bit 17
C1UARD.ID16 11 Identifier bit 16
C1UARD.ID15 10 Identifier bit 15
C1UARD.ID14 9 Identifier bit 14
C1UARD.ID13 8 Identifier bit 13
C1UARD.ID28 7 Identifier bit 28
C1UARD.ID27 6 Identifier bit 27
C1UARD.ID26 5 Identifier bit 26
C1UARD.ID25 4 Identifier bit 25
C1UARD.ID24 3 Identifier bit 24
C1UARD.ID23 2 Identifier bit 23
C1UARD.ID22 1 Identifier bit 22
C1UARD.ID21 0 Identifier bit 21
C1LARD 0xEFD4 CAN1 Lower Arbitration Reg. (msg. D)
C1LARD.ID4 15 Identifier bit 4
C1LARD.ID3 14 Identifier bit 3
C1LARD.ID2 13 Identifier bit 2
C1LARD.ID1 12 Identifier bit 1
C1LARD.ID0 11 Identifier bit 0
C1LARD.ID12 7 Identifier bit 12
C1LARD.ID11 6 Identifier bit 11
C1LARD.ID10 5 Identifier bit 10
C1LARD.ID9 4 Identifier bit 9
C1LARD.ID8 3 Identifier bit 8
C1LARD.ID7 2 Identifier bit 7
C1LARD.ID6 1 Identifier bit 6
C1LARD.ID5 0 Identifier bit 5
C1MCFGD 0xEFD6 CAN1 Message Configuration Register (msg. D)
C1MCFGD.DLC7 7 Data Length Code bit 7
C1MCFGD.DLC6 6 Data Length Code bit 6
C1MCFGD.DLC5 5 Data Length Code bit 5
C1MCFGD.DLC4 4 Data Length Code bit 4
C1MCFGD.DIR 3 Message Direction
C1MCFGD.XTD 2 Extended Identifier
C1MCRE 0xEFE0 CAN1 Message Ctrl. Reg. (msg. E)
C1MCRE.RMTPND15 15 Remote Pending bit 15
C1MCRE.RMTPND14 14 Remote Pending bit 14
C1MCRE.TXRQ13 13 Transmit Request bit 13
C1MCRE.TXRQ12 12 Transmit Request bit 12
C1MCRE.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRE.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRE.NEWDAT9 9 New Data bit 9
C1MCRE.NEWDAT8 8 New Data bit 8
C1MCRE.MSGVAL7 7 Message Valid bit 7
C1MCRE.MSGVAL6 6 Message Valid bit 6
C1MCRE.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRE.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRE.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRE.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRE.INTPND1 1 Interrupt Pending bit 1
C1MCRE.INTPND0 0 Interrupt Pending bit 0
C1UARE 0xEFE2 CAN1 Upper Arbitration Reg. (msg. E)
C1UARE.ID20 15 Identifier bit 20
C1UARE.ID19 14 Identifier bit 19
C1UARE.ID18 13 Identifier bit 18
C1UARE.ID17 12 Identifier bit 17
C1UARE.ID16 11 Identifier bit 16
C1UARE.ID15 10 Identifier bit 15
C1UARE.ID14 9 Identifier bit 14
C1UARE.ID13 8 Identifier bit 13
C1UARE.ID28 7 Identifier bit 28
C1UARE.ID27 6 Identifier bit 27
C1UARE.ID26 5 Identifier bit 26
C1UARE.ID25 4 Identifier bit 25
C1UARE.ID24 3 Identifier bit 24
C1UARE.ID23 2 Identifier bit 23
C1UARE.ID22 1 Identifier bit 22
C1UARE.ID21 0 Identifier bit 21
C1LARE 0xEFE4 CAN1 Lower Arbitration Reg. (msg. E)
C1LARE.ID4 15 Identifier bit 4
C1LARE.ID3 14 Identifier bit 3
C1LARE.ID2 13 Identifier bit 2
C1LARE.ID1 12 Identifier bit 1
C1LARE.ID0 11 Identifier bit 0
C1LARE.ID12 7 Identifier bit 12
C1LARE.ID11 6 Identifier bit 11
C1LARE.ID10 5 Identifier bit 10
C1LARE.ID9 4 Identifier bit 9
C1LARE.ID8 3 Identifier bit 8
C1LARE.ID7 2 Identifier bit 7
C1LARE.ID6 1 Identifier bit 6
C1LARE.ID5 0 Identifier bit 5
C1MCFGE 0xEFE6 CAN1 Message Configuration Register (msg. E)
C1MCFGE.DLC7 7 Data Length Code bit 7
C1MCFGE.DLC6 6 Data Length Code bit 6
C1MCFGE.DLC5 5 Data Length Code bit 5
C1MCFGE.DLC4 4 Data Length Code bit 4
C1MCFGE.DIR 3 Message Direction
C1MCFGE.XTD 2 Extended Identifier
C1MCRF 0xEFF0 CAN1 Message Ctrl. Reg. (msg. F)
C1MCRF.RMTPND15 15 Remote Pending bit 15
C1MCRF.RMTPND14 14 Remote Pending bit 14
C1MCRF.TXRQ13 13 Transmit Request bit 13
C1MCRF.TXRQ12 12 Transmit Request bit 12
C1MCRF.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRF.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRF.NEWDAT9 9 New Data bit 9
C1MCRF.NEWDAT8 8 New Data bit 8
C1MCRF.MSGVAL7 7 Message Valid bit 7
C1MCRF.MSGVAL6 6 Message Valid bit 6
C1MCRF.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRF.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRF.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRF.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRF.INTPND1 1 Interrupt Pending bit 1
C1MCRF.INTPND0 0 Interrupt Pending bit 0
C1UARF 0xEFF2 CAN1 Upper Arbitration Reg. (msg. F)
C1UARF.ID20 15 Identifier bit 20
C1UARF.ID19 14 Identifier bit 19
C1UARF.ID18 13 Identifier bit 18
C1UARF.ID17 12 Identifier bit 17
C1UARF.ID16 11 Identifier bit 16
C1UARF.ID15 10 Identifier bit 15
C1UARF.ID14 9 Identifier bit 14
C1UARF.ID13 8 Identifier bit 13
C1UARF.ID28 7 Identifier bit 28
C1UARF.ID27 6 Identifier bit 27
C1UARF.ID26 5 Identifier bit 26
C1UARF.ID25 4 Identifier bit 25
C1UARF.ID24 3 Identifier bit 24
C1UARF.ID23 2 Identifier bit 23
C1UARF.ID22 1 Identifier bit 22
C1UARF.ID21 0 Identifier bit 21
C1LARF 0xEFF4 CAN1 Lower Arbitration Reg. (msg. F)
C1LARF.ID4 15 Identifier bit 4
C1LARF.ID3 14 Identifier bit 3
C1LARF.ID2 13 Identifier bit 2
C1LARF.ID1 12 Identifier bit 1
C1LARF.ID0 11 Identifier bit 0
C1LARF.ID12 7 Identifier bit 12
C1LARF.ID11 6 Identifier bit 11
C1LARF.ID10 5 Identifier bit 10
C1LARF.ID9 4 Identifier bit 9
C1LARF.ID8 3 Identifier bit 8
C1LARF.ID7 2 Identifier bit 7
C1LARF.ID6 1 Identifier bit 6
C1LARF.ID5 0 Identifier bit 5
C1MCFGF 0xEFF6 CAN1 Message Configuration Register (msg. F)
C1MCFGF.DLC7 7 Data Length Code bit 7
C1MCFGF.DLC6 6 Data Length Code bit 6
C1MCFGF.DLC5 5 Data Length Code bit 5
C1MCFGF.DLC4 4 Data Length Code bit 4
C1MCFGF.DIR 3 Message Direction
C1MCFGF.XTD 2 Extended Identifier
PT0 0xF030 PWM Module Up/Down Counter 0
PT1 0xF032 PWM Module Up/Down Counter 1
PT2 0xF034 PWM Module Up/Down Counter 2
PT3 0xF036 PWM Module Up/Down Counter 3
PP0 0xF038 PWM Module Period Register 0
PP1 0xF03A PWM Module Period Register 1
PP2 0xF03C PWM Module Period Register 2
PP3 0xF03E PWM Module Period Register 3
T7 0xF050 CAPCOM Timer 7 Register
T8 0xF052 CAPCOM Timer 8 Register
T7REL 0xF054 CAPCOM Timer 7 Reload Register
T8REL 0xF056 CAPCOM Timer 8 Reload Register
IDPROG 0xF078 Programming Voltage Identifier Register
IDMEM 0xF07A On-chip Memory Identifier Register
IDCHIP 0xF07C Device Identifier Register
IDMANUF 0xF07E Manufacturer Identifier Register
ADDAT2 0xF0A0 A/D Converter 2 Result Register
ADDAT2.CHNR15 15 Channel Number bit 15
ADDAT2.CHNR14 14 Channel Number bit 14
ADDAT2.CHNR13 13 Channel Number bit 13
ADDAT2.CHNR12 12 Channel Number bit 12
ADDAT2.ADRES9 9 A/D Conversion Result bit 9
ADDAT2.ADRES8 8 A/D Conversion Result bit 8
ADDAT2.ADRES7 7 A/D Conversion Result bit 7
ADDAT2.ADRES6 6 A/D Conversion Result bit 6
ADDAT2.ADRES5 5 A/D Conversion Result bit 5
ADDAT2.ADRES4 4 A/D Conversion Result bit 4
ADDAT2.ADRES3 3 A/D Conversion Result bit 3
ADDAT2.ADRES2 2 A/D Conversion Result bit 2
ADDAT2.ADRES1 1 A/D Conversion Result bit 1
ADDAT2.ADRES0 0 A/D Conversion Result bit 0
PDCR 0xF0AA Port Driver Control Reg.
PDCR.NBPEC 4 Non-Bus Pins Edge Characteristic
PDCR.BIPEC 0 Bus Interface Pins Edge Characteristic
SSCTB 0xF0B0 SSC Transmit Buffer
SSCRB 0xF0B2 SSC Receive Buffer
SSCBR 0xF0B4 SSC Baudrate Register
DP0L 0xF100 P0L Direction Control Register
DP0L.DP0L7 7 Port direction register DP0L bit 7
DP0L.DP0L6 6 Port direction register DP0L bit 6
DP0L.DP0L5 5 Port direction register DP0L bit 5
DP0L.DP0L4 4 Port direction register DP0L bit 4
DP0L.DP0L3 3 Port direction register DP0L bit 3
DP0L.DP0L2 2 Port direction register DP0L bit 2
DP0L.DP0L1 1 Port direction register DP0L bit 1
DP0L.DP0L0 0 Port direction register DP0L bit 0
DP0H 0xF102 P0H Direction Control Register
DP0H.DP0H7 7 Port direction register DP0H bit 7
DP0H.DP0H6 6 Port direction register DP0H bit 6
DP0H.DP0H5 5 Port direction register DP0H bit 5
DP0H.DP0H4 4 Port direction register DP0H bit 4
DP0H.DP0H3 3 Port direction register DP0H bit 3
DP0H.DP0H2 2 Port direction register DP0H bit 2
DP0H.DP0H1 1 Port direction register DP0H bit 1
DP0H.DP0H0 0 Port direction register DP0H bit 0
DP1L 0xF104 P1L Direction Control Register
DP1L.DP1L7 7 Port direction register DP1L bit 7
DP1L.DP1L6 6 Port direction register DP1L bit 6
DP1L.DP1L5 5 Port direction register DP1L bit 5
DP1L.DP1L4 4 Port direction register DP1L bit 4
DP1L.DP1L3 3 Port direction register DP1L bit 3
DP1L.DP1L2 2 Port direction register DP1L bit 2
DP1L.DP1L1 1 Port direction register DP1L bit 1
DP1L.DP1L0 0 Port direction register DP1L bit 0
DP1H 0xF106 P1H Direction Control Register
DP1H.DP1H7 7 Port direction register DP1H bit 7
DP1H.DP1H6 6 Port direction register DP1H bit 6
DP1H.DP1H5 5 Port direction register DP1H bit 5
DP1H.DP1H4 4 Port direction register DP1H bit 4
DP1H.DP1H3 3 Port direction register DP1H bit 3
DP1H.DP1H2 2 Port direction register DP1H bit 2
DP1H.DP1H1 1 Port direction register DP1H bit 1
DP1H.DP1H0 0 Port direction register DP1H bit 0
RP0H 0xF108 System Startup Configuration Register (read only)
RP0H.CLKCFG7 7 Clock Generation Mode Configuration bit 7
RP0H.CLKCFG6 6 Clock Generation Mode Configuration bit 6
RP0H.CLKCFG5 5 Clock Generation Mode Configuration bit 5
RP0H.SALSEL4 4 Segment Address Line Selection bit 4
RP0H.SALSEL3 3 Segment Address Line Selection bit 3
RP0H.CSSEL2 2 Chip Select Line Selection bit 2
RP0H.CSSEL1 1 Chip Select Line Selection bit 1
RP0H.WRC 0 Write Configuration
CC16IC 0xF160 CAPCOM Register 16 Interrupt Ctrl. Reg.
CC16IC.CC16IR 7
CC16IC.CC16IE 6
CC16IC.ILVL5 5
CC16IC.ILVL4 4
CC16IC.ILVL3 3
CC16IC.ILVL2 2
CC16IC.GLVL1 1
CC16IC.GLVL0 0
CC17IC 0xF162 CAPCOM Register 17 Interrupt Ctrl. Reg.
CC17IC.CC17IR 7
CC17IC.CC17IE 6
CC17IC.ILVL5 5
CC17IC.ILVL4 4
CC17IC.ILVL3 3
CC17IC.ILVL2 2
CC17IC.GLVL1 1
CC17IC.GLVL0 0
CC18IC 0xF164 CAPCOM Register 18 Interrupt Ctrl. Reg.
CC18IC.CC18IR 7
CC18IC.CC18IE 6
CC18IC.ILVL5 5
CC18IC.ILVL4 4
CC18IC.ILVL3 3
CC18IC.ILVL2 2
CC18IC.GLVL1 1
CC18IC.GLVL0 0
CC19IC 0xF166 CAPCOM Register 19 Interrupt Ctrl. Reg.
CC19IC.CC19IR 7
CC19IC.CC19IE 6
CC19IC.ILVL5 5
CC19IC.ILVL4 4
CC19IC.ILVL3 3
CC19IC.ILVL2 2
CC19IC.GLVL1 1
CC19IC.GLVL0 0
CC20IC 0xF168 CAPCOM Register 20 Interrupt Ctrl. Reg.
CC20IC.CC20IR 7
CC20IC.CC20IE 6
CC20IC.ILVL5 5
CC20IC.ILVL4 4
CC20IC.ILVL3 3
CC20IC.ILVL2 2
CC20IC.GLVL1 1
CC20IC.GLVL0 0
CC21IC 0xF16A CAPCOM Register 21 Interrupt Ctrl. Reg.
CC21IC.CC21IR 7
CC21IC.CC21IE 6
CC21IC.ILVL5 5
CC21IC.ILVL4 4
CC21IC.ILVL3 3
CC21IC.ILVL2 2
CC21IC.GLVL1 1
CC21IC.GLVL0 0
CC22IC 0xF16C CAPCOM Register 22 Interrupt Ctrl. Reg.
CC22IC.CC22IR 7
CC22IC.CC22IE 6
CC22IC.ILVL5 5
CC22IC.ILVL4 4
CC22IC.ILVL3 3
CC22IC.ILVL2 2
CC22IC.GLVL1 1
CC22IC.GLVL0 0
CC23IC 0xF16E CAPCOM Register 23 Interrupt Ctrl. Reg.
CC23IC.CC23IR 7
CC23IC.CC23IE 6
CC23IC.ILVL5 5
CC23IC.ILVL4 4
CC23IC.ILVL3 3
CC23IC.ILVL2 2
CC23IC.GLVL1 1
CC23IC.GLVL0 0
CC24IC 0xF170 CAPCOM Register 24 Interrupt Ctrl. Reg.
CC24IC.CC24IR 7
CC24IC.CC24IE 6
CC24IC.ILVL5 5
CC24IC.ILVL4 4
CC24IC.ILVL3 3
CC24IC.ILVL2 2
CC24IC.GLVL1 1
CC24IC.GLVL0 0
CC25IC 0xF172 CAPCOM Register 25 Interrupt Ctrl. Reg.
CC25IC.CC25IR 7
CC25IC.CC25IE 6
CC25IC.ILVL5 5
CC25IC.ILVL4 4
CC25IC.ILVL3 3
CC25IC.ILVL2 2
CC25IC.GLVL1 1
CC25IC.GLVL0 0
CC26IC 0xF174 CAPCOM Register 26 Interrupt Ctrl. Reg.
CC26IC.CC26IR 7
CC26IC.CC26IE 6
CC26IC.ILVL5 5
CC26IC.ILVL4 4
CC26IC.ILVL3 3
CC26IC.ILVL2 2
CC26IC.GLVL1 1
CC26IC.GLVL0 0
CC27IC 0xF176 CAPCOM Register 27 Interrupt Ctrl. Reg.
CC27IC.CC27IR 7
CC27IC.CC27IE 6
CC27IC.ILVL5 5
CC27IC.ILVL4 4
CC27IC.ILVL3 3
CC27IC.ILVL2 2
CC27IC.GLVL1 1
CC27IC.GLVL0 0
CC28IC 0xF178 CAPCOM Register 28 Interrupt Ctrl. Reg.
CC28IC.CC28IR 7
CC28IC.CC28IE 6
CC28IC.ILVL5 5
CC28IC.ILVL4 4
CC28IC.ILVL3 3
CC28IC.ILVL2 2
CC28IC.GLVL1 1
CC28IC.GLVL0 0
T7IC 0xF17A CAPCOM Timer 7 Interrupt Ctrl. Reg.
T7IC.T7IR 7
T7IC.T7IE 6
T7IC.ILVL5 5
T7IC.ILVL4 4
T7IC.ILVL3 3
T7IC.ILVL2 2
T7IC.GLVL1 1
T7IC.GLVL0 0
T8IC 0xF17C CAPCOM Timer 8 Interrupt Ctrl. Reg.
T8IC.T8IR 7
T8IC.T8IE 6
T8IC.ILVL5 5
T8IC.ILVL4 4
T8IC.ILVL3 3
T8IC.ILVL2 2
T8IC.GLVL1 1
T8IC.GLVL0 0
PWMIC 0xF17E PWM Module Interrupt Control Register
PWMIC.PWMIR 7
PWMIC.PWMIE 6
PWMIC.ILVL5 5
PWMIC.ILVL4 4
PWMIC.ILVL3 3
PWMIC.ILVL2 2
PWMIC.GLVL1 1
PWMIC.GLVL0 0
CC29IC 0xF184 CAPCOM Register 29 Interrupt Ctrl. Reg.
CC29IC.CC29IR 7
CC29IC.CC29IE 6
CC29IC.ILVL5 5
CC29IC.ILVL4 4
CC29IC.ILVL3 3
CC29IC.ILVL2 2
CC29IC.GLVL1 1
CC29IC.GLVL0 0
XP0IC 0xF186 CAN1 Interrupt Control Register
XP0IC.XP0IR 7
XP0IC.XP0IE 6
CC30IC 0xF18C CAPCOM Register 30 Interrupt Ctrl. Reg.
CC30IC.CC30IR 7
CC30IC.CC30IE 6
CC30IC.ILVL5 5
CC30IC.ILVL4 4
CC30IC.ILVL3 3
CC30IC.ILVL2 2
CC30IC.GLVL1 1
CC30IC.GLVL0 0
XP1IC 0xF18E Unassigned Interrupt Control Register
XP1IC.XP1IR 7
XP1IC.XP1IE 6
CC31IC 0xF194 CAPCOM Register 31 Interrupt Ctrl. Reg.
CC31IC.CC31IR 7
CC31IC.CC31IE 6
CC31IC.ILVL5 5
CC31IC.ILVL4 4
CC31IC.ILVL3 3
CC31IC.ILVL2 2
CC31IC.GLVL1 1
CC31IC.GLVL0 0
XP2IC 0xF196 Unassigned Interrupt Control Register
XP2IC.XP2IR 7
XP2IC.XP2IE 6
S0TBIC 0xF19C Serial Channel 0 Transmit Buffer Interrupt Control Register
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
S0TBIC.ILVL5 5
S0TBIC.ILVL4 4
S0TBIC.ILVL3 3
S0TBIC.ILVL2 2
S0TBIC.GLVL1 1
S0TBIC.GLVL0 0
XP3IC 0xF19E PLL/OWD Interrupt Control Register
XP3IC.XP3IR 7
XP3IC.XP3IE 6
EXICON 0xF1C0 External Interrupt Control Register
EXICON.EXI7ES 7 External Interrupt 7 Edge Selection Field
EXICON.EXI6ES 6 External Interrupt 6 Edge Selection Field
EXICON.EXI5ES 5 External Interrupt 5 Edge Selection Field
EXICON.EXI4ES 4 External Interrupt 4 Edge Selection Field
EXICON.EXI3ES 3 External Interrupt 3 Edge Selection Field
EXICON.EXI2ES 2 External Interrupt 2 Edge Selection Field
EXICON.EXI1ES 1 External Interrupt 1 Edge Selection Field
EXICON.EXI0ES 0 External Interrupt 0 Edge Selection Field
ODP2 0xF1C2 Port 2 Open Drain Control Register
ODP2.ODP2_15 15 Port 2 Open Drain control register bit 15
ODP2.ODP2_14 14 Port 2 Open Drain control register bit 14
ODP2.ODP2_13 13 Port 2 Open Drain control register bit 13
ODP2.ODP2_12 12 Port 2 Open Drain control register bit 12
ODP2.ODP2_11 11 Port 2 Open Drain control register bit 11
ODP2.ODP2_10 10 Port 2 Open Drain control register bit 10
ODP2.ODP2_9 9 Port 2 Open Drain control register bit 9
ODP2.ODP2_8 8 Port 2 Open Drain control register bit 8
ODP2.ODP2_7 7 Port 2 Open Drain control register bit 7
ODP2.ODP2_6 6 Port 2 Open Drain control register bit 6
ODP2.ODP2_5 5 Port 2 Open Drain control register bit 5
ODP2.ODP2_4 4 Port 2 Open Drain control register bit 4
ODP2.ODP2_3 3 Port 2 Open Drain control register bit 3
ODP2.ODP2_2 2 Port 2 Open Drain control register bit 2
ODP2.ODP2_1 1 Port 2 Open Drain control register bit 1
ODP2.ODP2_0 0 Port 2 Open Drain control register bit 0
PICON 0xF1C4 Port Input Control Reg.
PICON.P8LIN 7 Port 8 Low Byte Input Level Selection
PICON.P7LIN 6 Port 7 Low Byte Input Level Selection
PICON.P6LIN 5 Port 6 Low Byte Input Level Selection
PICON.P3HIN 3 Port 3 High Byte Input Level Selection
PICON.P3LIN 2 Port 3 Low Byte Input Level Selection
PICON.P2HIN 1 Port 2 High Byte Input Level Selection
PICON.P2LIN 0 Port 2 Low Byte Input Level Selection
ODP3 0xF1C6 Port 3 Open Drain Control Register
ODP3.ODP3_13 13 Port 3 Open Drain control register bit 13
ODP3.ODP3_11 11 Port 3 Open Drain control register bit 11
ODP3.ODP3_10 10 Port 3 Open Drain control register bit 10
ODP3.ODP3_9 9 Port 3 Open Drain control register bit 9
ODP3.ODP3_8 8 Port 3 Open Drain control register bit 8
ODP3.ODP3_7 7 Port 3 Open Drain control register bit 7
ODP3.ODP3_6 6 Port 3 Open Drain control register bit 6
ODP3.ODP3_5 5 Port 3 Open Drain control register bit 5
ODP3.ODP3_4 4 Port 3 Open Drain control register bit 4
ODP3.ODP3_3 3 Port 3 Open Drain control register bit 3
ODP3.ODP3_2 2 Port 3 Open Drain control register bit 2
ODP3.ODP3_1 1 Port 3 Open Drain control register bit 1
ODP3.ODP3_0 0 Port 3 Open Drain control register bit 0
ODP6 0xF1CE Port 6 Open Drain Control Register
ODP6.ODP6_7 7 Port 6 Open Drain control register bit 7
ODP6.ODP6_6 6 Port 6 Open Drain control register bit 6
ODP6.ODP6_5 5 Port 6 Open Drain control register bit 5
ODP6.ODP6_4 4 Port 6 Open Drain control register bit 4
ODP6.ODP6_3 3 Port 6 Open Drain control register bit 3
ODP6.ODP6_2 2 Port 6 Open Drain control register bit 2
ODP6.ODP6_1 1 Port 6 Open Drain control register bit 1
ODP6.ODP6_0 0 Port 6 Open Drain control register bit 0
ODP7 0xF1D2 Port 7 Open Drain Control Register
ODP7.ODP7_7 7 Port 7 Open Drain control register bit 7
ODP7.ODP7_6 6 Port 7 Open Drain control register bit 6
ODP7.ODP7_5 5 Port 7 Open Drain control register bit 5
ODP7.ODP7_4 4 Port 7 Open Drain control register bit 4
ODP7.ODP7_3 3 Port 7 Open Drain control register bit 3
ODP7.ODP7_2 2 Port 7 Open Drain control register bit 2
ODP7.ODP7_1 1 Port 7 Open Drain control register bit 1
ODP7.ODP7_0 0 Port 7 Open Drain control register bit 0
ODP8 0xF1D6 Port 8 Open Drain Control Register
ODP8.ODP8_7 7 Port 8 Open Drain control register bit 7
ODP8.ODP8_6 6 Port 8 Open Drain control register bit 6
ODP8.ODP8_5 5 Port 8 Open Drain control register bit 5
ODP8.ODP8_4 4 Port 8 Open Drain control register bit 4
ODP8.ODP8_3 3 Port 8 Open Drain control register bit 3
ODP8.ODP8_2 2 Port 8 Open Drain control register bit 2
ODP8.ODP8_1 1 Port 8 Open Drain control register bit 1
ODP8.ODP8_0 0 Port 8 Open Drain control register bit 0
DPP0 0xFE00 CPU Data Page Pointer 0 Register (10 bits)
DPP0.DPP0PN9 9 Data Page Number of DPP0 bit 9
DPP0.DPP0PN8 8 Data Page Number of DPP0 bit 8
DPP0.DPP0PN7 7 Data Page Number of DPP0 bit 7
DPP0.DPP0PN6 6 Data Page Number of DPP0 bit 6
DPP0.DPP0PN5 5 Data Page Number of DPP0 bit 5
DPP0.DPP0PN4 4 Data Page Number of DPP0 bit 4
DPP0.DPP0PN3 3 Data Page Number of DPP0 bit 3
DPP0.DPP0PN2 2 Data Page Number of DPP0 bit 2
DPP0.DPP0PN1 1 Data Page Number of DPP0 bit 1
DPP0.DPP0PN0 0 Data Page Number of DPP0 bit 0
DPP1 0xFE02 CPU Data Page Pointer 1 Register (10 bits)
DPP1.DPP1PN9 9 Data Page Number of DPP1 bit 9
DPP1.DPP1PN8 8 Data Page Number of DPP1 bit 8
DPP1.DPP1PN7 7 Data Page Number of DPP1 bit 7
DPP1.DPP1PN6 6 Data Page Number of DPP1 bit 6
DPP1.DPP1PN5 5 Data Page Number of DPP1 bit 5
DPP1.DPP1PN4 4 Data Page Number of DPP1 bit 4
DPP1.DPP1PN3 3 Data Page Number of DPP1 bit 3
DPP1.DPP1PN2 2 Data Page Number of DPP1 bit 2
DPP1.DPP1PN1 1 Data Page Number of DPP1 bit 1
DPP1.DPP1PN0 0 Data Page Number of DPP1 bit 0
DPP2 0xFE04 CPU Data Page Pointer 2 Register (10 bits)
DPP2.DPP2PN9 9 Data Page Number of DPP2 bit 9
DPP2.DPP2PN8 8 Data Page Number of DPP2 bit 8
DPP2.DPP2PN7 7 Data Page Number of DPP2 bit 7
DPP2.DPP2PN6 6 Data Page Number of DPP2 bit 6
DPP2.DPP2PN5 5 Data Page Number of DPP2 bit 5
DPP2.DPP2PN4 4 Data Page Number of DPP2 bit 4
DPP2.DPP2PN3 3 Data Page Number of DPP2 bit 3
DPP2.DPP2PN2 2 Data Page Number of DPP2 bit 2
DPP2.DPP2PN1 1 Data Page Number of DPP2 bit 1
DPP2.DPP2PN0 0 Data Page Number of DPP2 bit 0
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10 bits)
DPP3.DPP3PN9 9 Data Page Number of DPP3 bit 9
DPP3.DPP3PN8 8 Data Page Number of DPP3 bit 8
DPP3.DPP3PN7 7 Data Page Number of DPP3 bit 7
DPP3.DPP3PN6 6 Data Page Number of DPP3 bit 6
DPP3.DPP3PN5 5 Data Page Number of DPP3 bit 5
DPP3.DPP3PN4 4 Data Page Number of DPP3 bit 4
DPP3.DPP3PN3 3 Data Page Number of DPP3 bit 3
DPP3.DPP3PN2 2 Data Page Number of DPP3 bit 2
DPP3.DPP3PN1 1 Data Page Number of DPP3 bit 1
DPP3.DPP3PN0 0 Data Page Number of DPP3 bit 0
CSP 0xFE08 CPU Code Segment Pointer Register (8 bits, not directly writeable)
CSP.SEGNR7 7 Segment Number 7
CSP.SEGNR6 6 Segment Number 6
CSP.SEGNR5 5 Segment Number 5
CSP.SEGNR4 4 Segment Number 4
CSP.SEGNR3 3 Segment Number 3
CSP.SEGNR2 2 Segment Number 2
CSP.SEGNR1 1 Segment Number 1
CSP.SEGNR0 0 Segment Number 0
MDH 0xFE0C Multiply/Divide High Reg.
MDH.MDH15 15
MDH.MDH14 14
MDH.MDH13 13
MDH.MDH12 12
MDH.MDH11 11
MDH.MDH10 10
MDH.MDH9 9
MDH.MDH8 8
MDH.MDH7 7
MDH.MDH6 6
MDH.MDH5 5
MDH.MDH4 4
MDH.MDH3 3
MDH.MDH2 2
MDH.MDH1 1
MDH.MDH0 0
MDL 0xFE0E Multiply/Divide Low Reg.
MDL.MDL15 15
MDL.MDL14 14
MDL.MDL13 13
MDL.MDL12 12
MDL.MDL11 11
MDL.MDL10 10
MDL.MDL9 9
MDL.MDL8 8
MDL.MDL7 7
MDL.MDL6 6
MDL.MDL5 5
MDL.MDL4 4
MDL.MDL3 3
MDL.MDL2 2
MDL.MDL1 1
MDL.MDL0 0
CP 0xFE10 CPU Context Pointer Register
CP.CP11 11 Modifiable portion of register CP bit 11
CP.CP10 10 Modifiable portion of register CP bit 10
CP.CP9 9 Modifiable portion of register CP bit 9
CP.CP8 8 Modifiable portion of register CP bit 8
CP.CP7 7 Modifiable portion of register CP bit 7
CP.CP6 6 Modifiable portion of register CP bit 6
CP.CP5 5 Modifiable portion of register CP bit 5
CP.CP4 4 Modifiable portion of register CP bit 4
CP.CP3 3 Modifiable portion of register CP bit 3
CP.CP2 2 Modifiable portion of register CP bit 2
CP.CP1 1 Modifiable portion of register CP bit 1
SP 0xFE12 CPU System Stack Pointer Register
SP.SP11 11 Modifiable portion of register SP bit 11
SP.SP10 10 Modifiable portion of register SP bit 10
SP.SP9 9 Modifiable portion of register SP bit 9
SP.SP8 8 Modifiable portion of register SP bit 8
SP.SP7 7 Modifiable portion of register SP bit 7
SP.SP6 6 Modifiable portion of register SP bit 6
SP.SP5 5 Modifiable portion of register SP bit 5
SP.SP4 4 Modifiable portion of register SP bit 4
SP.SP3 3 Modifiable portion of register SP bit 3
SP.SP2 2 Modifiable portion of register SP bit 2
SP.SP1 1 Modifiable portion of register SP bit 1
STKOV 0xFE14 CPU Stack Overflow Pointer Register
STKOV.STKOV11 11 Modifiable portion of register STKOV bit 11
STKOV.STKOV10 10 Modifiable portion of register STKOV bit 10
STKOV.STKOV9 9 Modifiable portion of register STKOV bit 9
STKOV.STKOV8 8 Modifiable portion of register STKOV bit 8
STKOV.STKOV7 7 Modifiable portion of register STKOV bit 7
STKOV.STKOV6 6 Modifiable portion of register STKOV bit 6
STKOV.STKOV5 5 Modifiable portion of register STKOV bit 5
STKOV.STKOV4 4 Modifiable portion of register STKOV bit 4
STKOV.STKOV3 3 Modifiable portion of register STKOV bit 3
STKOV.STKOV2 2 Modifiable portion of register STKOV bit 2
STKOV.STKOV1 1 Modifiable portion of register STKOV bit 1
STKUN 0xFE16 CPU Stack Underflow Pointer Register
STKUN.STKUN11 11 Modifiable portion of register STKUN bit 11
STKUN.STKUN10 10 Modifiable portion of register STKUN bit 10
STKUN.STKUN9 9 Modifiable portion of register STKUN bit 9
STKUN.STKUN8 8 Modifiable portion of register STKUN bit 8
STKUN.STKUN7 7 Modifiable portion of register STKUN bit 7
STKUN.STKUN6 6 Modifiable portion of register STKUN bit 6
STKUN.STKUN5 5 Modifiable portion of register STKUN bit 5
STKUN.STKUN4 4 Modifiable portion of register STKUN bit 4
STKUN.STKUN3 3 Modifiable portion of register STKUN bit 3
STKUN.STKUN2 2 Modifiable portion of register STKUN bit 2
STKUN.STKUN1 1 Modifiable portion of register STKUN bit 1
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL1.RGSAD15 15 Range Start Address bit 15
ADDRSEL1.RGSAD14 14 Range Start Address bit 14
ADDRSEL1.RGSAD13 13 Range Start Address bit 13
ADDRSEL1.RGSAD12 12 Range Start Address bit 12
ADDRSEL1.RGSAD11 11 Range Start Address bit 11
ADDRSEL1.RGSAD10 10 Range Start Address bit 10
ADDRSEL1.RGSAD9 9 Range Start Address bit 9
ADDRSEL1.RGSAD8 8 Range Start Address bit 8
ADDRSEL1.RGSAD7 7 Range Start Address bit 7
ADDRSEL1.RGSAD6 6 Range Start Address bit 6
ADDRSEL1.RGSAD5 5 Range Start Address bit 5
ADDRSEL1.RGSAD4 4 Range Start Address bit 4
ADDRSEL1.RGSZ3 3 Range Size Selection bit 3
ADDRSEL1.RGSZ2 2 Range Size Selection bit 2
ADDRSEL1.RGSZ1 1 Range Size Selection bit 1
ADDRSEL1.RGSZ0 0 Range Size Selection bit 0
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL2.RGSAD15 15 Range Start Address bit 15
ADDRSEL2.RGSAD14 14 Range Start Address bit 14
ADDRSEL2.RGSAD13 13 Range Start Address bit 13
ADDRSEL2.RGSAD12 12 Range Start Address bit 12
ADDRSEL2.RGSAD11 11 Range Start Address bit 11
ADDRSEL2.RGSAD10 10 Range Start Address bit 10
ADDRSEL2.RGSAD9 9 Range Start Address bit 9
ADDRSEL2.RGSAD8 8 Range Start Address bit 8
ADDRSEL2.RGSAD7 7 Range Start Address bit 7
ADDRSEL2.RGSAD6 6 Range Start Address bit 6
ADDRSEL2.RGSAD5 5 Range Start Address bit 5
ADDRSEL2.RGSAD4 4 Range Start Address bit 4
ADDRSEL2.RGSZ3 3 Range Size Selection bit 3
ADDRSEL2.RGSZ2 2 Range Size Selection bit 2
ADDRSEL2.RGSZ1 1 Range Size Selection bit 1
ADDRSEL2.RGSZ0 0 Range Size Selection bit 0
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL3.RGSAD15 15 Range Start Address bit 15
ADDRSEL3.RGSAD14 14 Range Start Address bit 14
ADDRSEL3.RGSAD13 13 Range Start Address bit 13
ADDRSEL3.RGSAD12 12 Range Start Address bit 12
ADDRSEL3.RGSAD11 11 Range Start Address bit 11
ADDRSEL3.RGSAD10 10 Range Start Address bit 10
ADDRSEL3.RGSAD9 9 Range Start Address bit 9
ADDRSEL3.RGSAD8 8 Range Start Address bit 8
ADDRSEL3.RGSAD7 7 Range Start Address bit 7
ADDRSEL3.RGSAD6 6 Range Start Address bit 6
ADDRSEL3.RGSAD5 5 Range Start Address bit 5
ADDRSEL3.RGSAD4 4 Range Start Address bit 4
ADDRSEL3.RGSZ3 3 Range Size Selection bit 3
ADDRSEL3.RGSZ2 2 Range Size Selection bit 2
ADDRSEL3.RGSZ1 1 Range Size Selection bit 1
ADDRSEL3.RGSZ0 0 Range Size Selection bit 0
ADDRSEL4 0xFE1E Address Select Register 4
ADDRSEL4.RGSAD15 15 Range Start Address bit 15
ADDRSEL4.RGSAD14 14 Range Start Address bit 14
ADDRSEL4.RGSAD13 13 Range Start Address bit 13
ADDRSEL4.RGSAD12 12 Range Start Address bit 12
ADDRSEL4.RGSAD11 11 Range Start Address bit 11
ADDRSEL4.RGSAD10 10 Range Start Address bit 10
ADDRSEL4.RGSAD9 9 Range Start Address bit 9
ADDRSEL4.RGSAD8 8 Range Start Address bit 8
ADDRSEL4.RGSAD7 7 Range Start Address bit 7
ADDRSEL4.RGSAD6 6 Range Start Address bit 6
ADDRSEL4.RGSAD5 5 Range Start Address bit 5
ADDRSEL4.RGSAD4 4 Range Start Address bit 4
ADDRSEL4.RGSZ3 3 Range Size Selection bit 3
ADDRSEL4.RGSZ2 2 Range Size Selection bit 2
ADDRSEL4.RGSZ1 1 Range Size Selection bit 1
ADDRSEL4.RGSZ0 0 Range Size Selection bit 0
PW0 0xFE30 PWM Module Pulse Width Register 0
PW1 0xFE32 PWM Module Pulse Width Register 1
PW2 0xFE34 PWM Module Pulse Width Register 2
PW3 0xFE36 PWM Module Pulse Width Register 3
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture/Reload Register
T0 0xFE50 CAPCOM Timer 0 Register
T1 0xFE52 CAPCOM Timer 1 Register
T0REL 0xFE54 CAPCOM Timer 0 Reload Register
T1REL 0xFE56 CAPCOM Timer 1 Reload Register
CC16 0xFE60 CAPCOM Register 16
CC17 0xFE62 CAPCOM Register 17
CC18 0xFE64 CAPCOM Register 18
CC19 0xFE66 CAPCOM Register 19
CC20 0xFE68 CAPCOM Register 20
CC21 0xFE6A CAPCOM Register 21
CC22 0xFE6C CAPCOM Register 22
CC23 0xFE6E CAPCOM Register 23
CC24 0xFE70 CAPCOM Register 24
CC25 0xFE72 CAPCOM Register 25
CC26 0xFE74 CAPCOM Register 26
CC27 0xFE76 CAPCOM Register 27
CC28 0xFE78 CAPCOM Register 28
CC29 0xFE7A CAPCOM Register 29
CC30 0xFE7C CAPCOM Register 30
CC31 0xFE7E CAPCOM Register 31
CC0 0xFE80 CAPCOM Register 0
CC1 0xFE82 CAPCOM Register 1
CC2 0xFE84 CAPCOM Register 2
CC3 0xFE86 CAPCOM Register 3
CC4 0xFE88 CAPCOM Register 4
CC5 0xFE8A CAPCOM Register 5
CC6 0xFE8C CAPCOM Register 6
CC7 0xFE8E CAPCOM Register 7
CC8 0xFE90 CAPCOM Register 8
CC9 0xFE92 CAPCOM Register 9
CC10 0xFE94 CAPCOM Register 10
CC11 0xFE96 CAPCOM Register 11
CC12 0xFE98 CAPCOM Register 12
CC13 0xFE9A CAPCOM Register 13
CC14 0xFE9C CAPCOM Register 14
CC15 0xFE9E CAPCOM Register 15
ADDAT 0xFEA0 A/D Converter Result Register
ADDAT.CHNR15 15 Channel Number bit 15
ADDAT.CHNR14 14 Channel Number bit 14
ADDAT.CHNR13 13 Channel Number bit 13
ADDAT.CHNR12 12 Channel Number bit 12
ADDAT.ADRES9 9 A/D Conversion Result bit 9
ADDAT.ADRES8 8 A/D Conversion Result bit 8
ADDAT.ADRES7 7 A/D Conversion Result bit 7
ADDAT.ADRES6 6 A/D Conversion Result bit 6
ADDAT.ADRES5 5 A/D Conversion Result bit 5
ADDAT.ADRES4 4 A/D Conversion Result bit 4
ADDAT.ADRES3 3 A/D Conversion Result bit 3
ADDAT.ADRES2 2 A/D Conversion Result bit 2
ADDAT.ADRES1 1 A/D Conversion Result bit 1
ADDAT.ADRES0 0 A/D Conversion Result bit 0
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 Transmit Buffer Register
S0RBUF 0xFEB2 Serial Channel 0 Receive Buffer Register (read only)
S0BG 0xFEB4 Serial Channel 0 Baud Rate Generator Reload Register
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC0.INC10 10 Increment Control bit 10
PECC0.INC9 9 Increment Control bit 9
PECC0.BWT 8 Byte/Word Transfer Selection
PECC0.COUNT7 7 PEC Transfer Count bit 7
PECC0.COUNT6 6 PEC Transfer Count bit 6
PECC0.COUNT5 5 PEC Transfer Count bit 5
PECC0.COUNT4 4 PEC Transfer Count bit 4
PECC0.COUNT3 3 PEC Transfer Count bit 3
PECC0.COUNT2 2 PEC Transfer Count bit 2
PECC0.COUNT1 1 PEC Transfer Count bit 1
PECC0.COUNT0 0 PEC Transfer Count bit 0
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC1.INC10 10 Increment Control bit 10
PECC1.INC9 9 Increment Control bit 9
PECC1.BWT 8 Byte/Word Transfer Selection
PECC1.COUNT7 7 PEC Transfer Count bit 7
PECC1.COUNT6 6 PEC Transfer Count bit 6
PECC1.COUNT5 5 PEC Transfer Count bit 5
PECC1.COUNT4 4 PEC Transfer Count bit 4
PECC1.COUNT3 3 PEC Transfer Count bit 3
PECC1.COUNT2 2 PEC Transfer Count bit 2
PECC1.COUNT1 1 PEC Transfer Count bit 1
PECC1.COUNT0 0 PEC Transfer Count bit 0
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC2.INC10 10 Increment Control bit 10
PECC2.INC9 9 Increment Control bit 9
PECC2.BWT 8 Byte/Word Transfer Selection
PECC2.COUNT7 7 PEC Transfer Count bit 7
PECC2.COUNT6 6 PEC Transfer Count bit 6
PECC2.COUNT5 5 PEC Transfer Count bit 5
PECC2.COUNT4 4 PEC Transfer Count bit 4
PECC2.COUNT3 3 PEC Transfer Count bit 3
PECC2.COUNT2 2 PEC Transfer Count bit 2
PECC2.COUNT1 1 PEC Transfer Count bit 1
PECC2.COUNT0 0 PEC Transfer Count bit 0
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC3.INC10 10 Increment Control bit 10
PECC3.INC9 9 Increment Control bit 9
PECC3.BWT 8 Byte/Word Transfer Selection
PECC3.COUNT7 7 PEC Transfer Count bit 7
PECC3.COUNT6 6 PEC Transfer Count bit 6
PECC3.COUNT5 5 PEC Transfer Count bit 5
PECC3.COUNT4 4 PEC Transfer Count bit 4
PECC3.COUNT3 3 PEC Transfer Count bit 3
PECC3.COUNT2 2 PEC Transfer Count bit 2
PECC3.COUNT1 1 PEC Transfer Count bit 1
PECC3.COUNT0 0 PEC Transfer Count bit 0
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC4.INC10 10 Increment Control bit 10
PECC4.INC9 9 Increment Control bit 9
PECC4.BWT 8 Byte/Word Transfer Selection
PECC4.COUNT7 7 PEC Transfer Count bit 7
PECC4.COUNT6 6 PEC Transfer Count bit 6
PECC4.COUNT5 5 PEC Transfer Count bit 5
PECC4.COUNT4 4 PEC Transfer Count bit 4
PECC4.COUNT3 3 PEC Transfer Count bit 3
PECC4.COUNT2 2 PEC Transfer Count bit 2
PECC4.COUNT1 1 PEC Transfer Count bit 1
PECC4.COUNT0 0 PEC Transfer Count bit 0
PECC5 0xFECA PEC Channel 5 Control Register
PECC5.INC10 10 Increment Control bit 10
PECC5.INC9 9 Increment Control bit 9
PECC5.BWT 8 Byte/Word Transfer Selection
PECC5.COUNT7 7 PEC Transfer Count bit 7
PECC5.COUNT6 6 PEC Transfer Count bit 6
PECC5.COUNT5 5 PEC Transfer Count bit 5
PECC5.COUNT4 4 PEC Transfer Count bit 4
PECC5.COUNT3 3 PEC Transfer Count bit 3
PECC5.COUNT2 2 PEC Transfer Count bit 2
PECC5.COUNT1 1 PEC Transfer Count bit 1
PECC5.COUNT0 0 PEC Transfer Count bit 0
PECC6 0xFECC PEC Channel 6 Control Register
PECC6.INC10 10 Increment Control bit 10
PECC6.INC9 9 Increment Control bit 9
PECC6.BWT 8 Byte/Word Transfer Selection
PECC6.COUNT7 7 PEC Transfer Count bit 7
PECC6.COUNT6 6 PEC Transfer Count bit 6
PECC6.COUNT5 5 PEC Transfer Count bit 5
PECC6.COUNT4 4 PEC Transfer Count bit 4
PECC6.COUNT3 3 PEC Transfer Count bit 3
PECC6.COUNT2 2 PEC Transfer Count bit 2
PECC6.COUNT1 1 PEC Transfer Count bit 1
PECC6.COUNT0 0 PEC Transfer Count bit 0
PECC7 0xFECE PEC Channel 7 Control Register
PECC7.INC10 10 Increment Control bit 10
PECC7.INC9 9 Increment Control bit 9
PECC7.BWT 8 Byte/Word Transfer Selection
PECC7.COUNT7 7 PEC Transfer Count bit 7
PECC7.COUNT6 6 PEC Transfer Count bit 6
PECC7.COUNT5 5 PEC Transfer Count bit 5
PECC7.COUNT4 4 PEC Transfer Count bit 4
PECC7.COUNT3 3 PEC Transfer Count bit 3
PECC7.COUNT2 2 PEC Transfer Count bit 2
PECC7.COUNT1 1 PEC Transfer Count bit 1
PECC7.COUNT0 0 PEC Transfer Count bit 0
P0L 0xFF00 Port 0 Low Register (Lower half of PORT0)
P0L.P0L7 7 Port data register P0L bit 7
P0L.P0L6 6 Port data register P0L bit 6
P0L.P0L5 5 Port data register P0L bit 5
P0L.P0L4 4 Port data register P0L bit 4
P0L.P0L3 3 Port data register P0L bit 3
P0L.P0L2 2 Port data register P0L bit 2
P0L.P0L1 1 Port data register P0L bit 1
P0L.P0L0 0 Port data register P0L bit 0
P0H 0xFF02 Port 0 High Register (Upper half of PORT0)
P0H.P0H7 7 Port data register P0H bit 7
P0H.P0H6 6 Port data register P0H bit 6
P0H.P0H5 5 Port data register P0H bit 5
P0H.P0H4 4 Port data register P0H bit 4
P0H.P0H3 3 Port data register P0H bit 3
P0H.P0H2 2 Port data register P0H bit 2
P0H.P0H1 1 Port data register P0H bit 1
P0H.P0H0 0 Port data register P0H bit 0
P1L 0xFF04 Port 1 Low Register (Lower half of PORT1)
P1L.P1L7 7 Port data register P1L bit 7
P1L.P1L6 6 Port data register P1L bit 6
P1L.P1L5 5 Port data register P1L bit 5
P1L.P1L4 4 Port data register P1L bit 4
P1L.P1L3 3 Port data register P1L bit 3
P1L.P1L2 2 Port data register P1L bit 2
P1L.P1L1 1 Port data register P1L bit 1
P1L.P1L0 0 Port data register P1L bit 0
P1H 0xFF06 Port 1 High Register (Upper half of PORT1)
P1H.P1H7 7 Port data register P1H bit 7
P1H.P1H6 6 Port data register P1H bit 6
P1H.P1H5 5 Port data register P1H bit 5
P1H.P1H4 4 Port data register P1H bit 4
P1H.P1H3 3 Port data register P1H bit 3
P1H.P1H2 2 Port data register P1H bit 2
P1H.P1H1 1 Port data register P1H bit 1
P1H.P1H0 0 Port data register P1H bit 0
BUSCON0 0xFF0C Bus Configuration Register 0
BUSCON0.CSWEN0 15 Write Chip Select Enable
BUSCON0.CSREN0 14 Read Chip Select Enable
BUSCON0.RDYEN0 12 READY Input Enable
BUSCON0.BUSACT0 10 Bus Active Control
BUSCON0.ALECTL0 9 ALE Lengthening Control
BUSCON0.BTYP7 7 External Bus Configuration bit 7
BUSCON0.BTYP6 6 External Bus Configuration bit 6
BUSCON0.MTTC0 5 Memory Tristate Time Control
BUSCON0.RWDC0 4 Read/Write Delay Control for BUSCON
BUSCON0.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON0.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON0.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON0.MCTC0 0 Memory Cycle Time Control bit 0
MDC 0xFF0E CPU Multiply Divide Control Register
MDC.MDRIU 4 Multiply/Divide Register In Use
PSW 0xFF10 CPU Program Status Word
PSW.ILVL15 15 ILVL15 - Interrupt and EBC Control Fields
PSW.ILVL14 14 ILVL14 - Interrupt and EBC Control Fields
PSW.ILVL13 13 ILVL13 - Interrupt and EBC Control Fields
PSW.ILVL12 12 ILVL12 - Interrupt and EBC Control Fields
PSW.IEN 11 IEN - Interrupt and EBC Control Fields
PSW.HLDEN 10 HLDEN - Interrupt and EBC Control Fields
PSW.USR0 6 User General Purpose Flag
PSW.MULIP 5 Multiplication/Division In Progress
PSW.E 4 End of Table Flag
PSW.Z 3 Zero Flag
PSW.V 2 Overflow Result
PSW.C 1 Carry Flag
PSW.N 0 Negative Result
SYSCON 0xFF12 CPU System Configuration Register
SYSCON.STKSZ15 15 System Stack Size bit 15
SYSCON.STKSZ14 14 System Stack Size bit 14
SYSCON.STKSZ13 13 System Stack Size bit 13
SYSCON.ROMS1 12 Internal ROM Mapping
SYSCON.SGTDIS 11 Segmentation Disable/Enable Control
SYSCON.ROMEN 10 Internal ROM Enable
SYSCON.BYTDIS 9 Disable/Enable Control for Pin BHE
SYSCON.CLKEN 8 System Clock Output Enable
SYSCON.WRCFG 7 Write Configuration Control
SYSCON.CSCFG 6 Chip Select Configuration Control
SYSCON.OWDDIS 4 Oscillator Watchdog Disable Bit
SYSCON.BDRSTEN 3 Bidirectional Reset Enable Bit
SYSCON.XPEN 2 XBUS Peripheral Enable Bit
SYSCON.VISIBLE 1 Visible Mode Control
SYSCON.XPER_SHARE 0 XBUS Peripheral Share Mode Control
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON1.CSWEN1 15 Write Chip Select Enable
BUSCON1.CSREN1 14 Read Chip Select Enable
BUSCON1.RDYEN1 12 READY Input Enable
BUSCON1.BUSACT1 10 Bus Active Control
BUSCON1.ALECTL1 9 ALE Lengthening Control
BUSCON1.BTYP7 7 External Bus Configuration bit 7
BUSCON1.BTYP6 6 External Bus Configuration bit 6
BUSCON1.MTTC1 5 Memory Tristate Time Control
BUSCON1.RWDC1 4 Read/Write Delay Control for BUSCON
BUSCON1.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON1.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON1.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON1.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON2.CSWEN2 15 Write Chip Select Enable
BUSCON2.CSREN2 14 Read Chip Select Enable
BUSCON2.RDYEN2 12 READY Input Enable
BUSCON2.BUSACT2 10 Bus Active Control
BUSCON2.ALECTL2 9 ALE Lengthening Control
BUSCON2.BTYP7 7 External Bus Configuration bit 7
BUSCON2.BTYP6 6 External Bus Configuration bit 6
BUSCON2.MTTC2 5 Memory Tristate Time Control
BUSCON2.RWDC2 4 Read/Write Delay Control for BUSCON
BUSCON2.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON2.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON2.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON2.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON3.CSWEN3 15 Write Chip Select Enable
BUSCON3.CSREN3 14 Read Chip Select Enable
BUSCON3.RDYEN3 12 READY Input Enable
BUSCON3.BUSACT3 10 Bus Active Control
BUSCON3.ALECTL3 9 ALE Lengthening Control
BUSCON3.BTYP7 7 External Bus Configuration bit 7
BUSCON3.BTYP6 6 External Bus Configuration bit 6
BUSCON3.MTTC3 5 Memory Tristate Time Control
BUSCON3.RWDC3 4 Read/Write Delay Control for BUSCON
BUSCON3.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON3.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON3.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON3.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON4 0xFF1A Bus Configuration Register 4
BUSCON4.CSWEN4 15 Write Chip Select Enable
BUSCON4.CSREN4 14 Read Chip Select Enable
BUSCON4.RDYEN4 12 READY Input Enable
BUSCON4.BUSACT4 10 Bus Active Control
BUSCON4.ALECTL4 9 ALE Lengthening Control
BUSCON4.BTYP7 7 External Bus Configuration bit 7
BUSCON4.BTYP6 6 External Bus Configuration bit 6
BUSCON4.MTTC4 5 Memory Tristate Time Control
BUSCON4.RWDC4 4 Read/Write Delay Control for BUSCON
BUSCON4.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON4.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON4.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON4.MCTC0 0 Memory Cycle Time Control bit 0
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
T78CON 0xFF20 CAPCOM Timer 7 and 8 Control Register
T78CON.T8R 14 Timer/Counter 8 Run Control
T78CON.T8M 11 Timer/Counter 8 Mode Selection
T78CON.T8I10 10 Timer/Counter 8 Input Selection bit 10
T78CON.T8I9 9 Timer/Counter 8 Input Selection bit 9
T78CON.T8I8 8 Timer/Counter 8 Input Selection bit 8
T78CON.T7R 6 Timer/Counter 7 Run Control
T78CON.T7M 3 Timer/Counter 7 Mode Selection
T78CON.T7I2 2 Timer/Counter 7 Input Selection bit 2
T78CON.T7I1 1 Timer/Counter 7 Input Selection bit 1
T78CON.T7I0 0 Timer/Counter 7 Input Selection bit 0
CCM4 0xFF22 CAPCOM Mode Control Register 4
CCM4.ACC19 15 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD19_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM4.CCMOD19_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM4.CCMOD19_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM4.ACC18 11 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD18_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM4.CCMOD18_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM4.CCMOD18_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM4.ACC17 7 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD17_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM4.CCMOD17_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM4.CCMOD17_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM4.ACC16 3 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD16_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM4.CCMOD16_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM4.CCMOD16_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM5 0xFF24 CAPCOM Mode Control Register 5
CCM5.ACC23 15 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD23_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM5.CCMOD23_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM5.CCMOD23_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM5.ACC22 11 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD22_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM5.CCMOD22_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM5.CCMOD22_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM5.ACC21 7 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD21_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM5.CCMOD21_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM5.CCMOD21_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM5.ACC20 3 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD20_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM5.CCMOD20_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM5.CCMOD20_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM6 0xFF26 CAPCOM Mode Control Register 6
CCM6.ACC27 15 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD27_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM6.CCMOD27_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM6.CCMOD27_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM6.ACC26 11 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD26_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM6.CCMOD26_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM6.CCMOD26_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM6.ACC25 7 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD25_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM6.CCMOD25_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM6.CCMOD25_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM6.ACC24 3 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD24_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM6.CCMOD24_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM6.CCMOD24_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM7 0xFF28 CAPCOM Mode Control Register 7
CCM7.ACC31 15 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD31_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM7.CCMOD31_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM7.CCMOD31_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM7.ACC30 11 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD30_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM7.CCMOD30_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM7.CCMOD30_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM7.ACC29 7 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD29_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM7.CCMOD29_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM7.CCMOD29_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM7.ACC28 3 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD28_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM7.CCMOD28_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM7.CCMOD28_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
PWMCON0 0xFF30 PWM Control Register 0
PWMCON0.PIR3 15 PWM Channel 3 Interrupt Request Flag
PWMCON0.PIR2 14 PWM Channel 2 Interrupt Request Flag
PWMCON0.PIR1 13 PWM Channel 1 Interrupt Request Flag
PWMCON0.PIR0 12 PWM Channel 0 Interrupt Request Flag
PWMCON0.PIE3 11 PWM Channel 3 Interrupt Enable Flag
PWMCON0.PIE2 10 PWM Channel 2 Interrupt Enable Flag
PWMCON0.PIE1 9 PWM Channel 1 Interrupt Enable Flag
PWMCON0.PIE0 8 PWM Channel 0 Interrupt Enable Flag
PWMCON0.PTI3 7 PWM Timer 3 Input Clock Selection
PWMCON0.PTI2 6 PWM Timer 2 Input Clock Selection
PWMCON0.PTI1 5 PWM Timer 1 Input Clock Selection
PWMCON0.PTI0 4 PWM Timer 0 Input Clock Selection
PWMCON0.PTR3 3 PWM Timer 3 Run Control Bit
PWMCON0.PTR2 2 PWM Timer 2 Run Control Bit
PWMCON0.PTR1 1 PWM Timer 1 Run Control Bit
PWMCON0.PTR0 0 PWM Timer 0 Run Control Bit
PWMCON1 0xFF32 PWM Control Register 1
PWMCON1.PS3 15 PWM Channel 3 Single Shot Mode Control Bit
PWMCON1.PS2 14 PWM Channel 2 Single Shot Mode Control Bit
PWMCON1.PB01 12 PWM Channel 0/1 Burst Mode Control Bit
PWMCON1.PM3 7 PWM Channel 3 Mode Control Bit
PWMCON1.PM2 6 PWM Channel 2 Mode Control Bit
PWMCON1.PM1 5 PWM Channel 1 Mode Control Bit
PWMCON1.PM0 4 PWM Channel 0 Mode Control Bit
PWMCON1.PEN3 3 PWM Channel 3 Output Enable Bit
PWMCON1.PEN2 2 PWM Channel 2 Output Enable Bit
PWMCON1.PEN1 1 PWM Channel 1 Output Enable Bit
PWMCON1.PEN0 0 PWM Channel 0 Output Enable Bit
T2CON 0xFF40 GPT1 Timer 2 Control Register
T2CON.T2UDE 8 Timer 2 External Up/Down Enable
T2CON.T2UD 7 Timer 2 Up/Down Control
T2CON.T2R 6 Timer 2 Run Bit
T2CON.T2M5 5 Timer 2 Mode Control bit 5
T2CON.T2M4 4 Timer 2 Mode Control bit 4
T2CON.T2M3 3 Timer 2 Mode Control bit 3
T2CON.T2I2 2 Timer 2 Input Selection bit 2
T2CON.T2I1 1 Timer 2 Input Selection bit 1
T2CON.T2I0 0 Timer 2 Input Selection bit 0
T3CON 0xFF42 GPT1 Timer 3 Control Register
T3CON.T3OTL 10 Timer 3 Output Toggle Latch
T3CON.T3OE 9 Alternate Output Function Enable
T3CON.T3UDE 8 Timer 3 External Up/Down Enable
T3CON.T3UD 7 Timer 3 Up/Down Control
T3CON.T3R 6 Timer 3 Run Bit
T3CON.T3M5 5 Timer 3 Mode Control bit 5
T3CON.T3M4 4 Timer 3 Mode Control bit 4
T3CON.T3M3 3 Timer 3 Mode Control bit 3
T3CON.T3I2 2 Timer 3 Input Selection bit 2
T3CON.T3I1 1 Timer 3 Input Selection bit 1
T3CON.T3I0 0 Timer 3 Input Selection bit 0
T4CON 0xFF44 GPT1 Timer 4 Control Register
T4CON.T4UDE 8 Timer 4 External Up/Down Enable
T4CON.T4UD 7 Timer 4 Up/Down Control
T4CON.T4R 6 Timer 4 Run Bit
T4CON.T4M5 5 Timer 4 Mode Control bit 5
T4CON.T4M4 4 Timer 4 Mode Control bit 4
T4CON.T4M3 3 Timer 4 Mode Control bit 3
T4CON.T4I2 2 Timer 4 Input Selection bit 2
T4CON.T4I1 1 Timer 4 Input Selection bit 1
T4CON.T4I0 0 Timer 4 Input Selection bit 0
T5CON 0xFF46 GPT2 Timer 5 Control Register
T5CON.T5SC 15 Timer 5 Capture Mode Enable
T5CON.T5CLR 14 Timer 5 Clear Bit
T5CON.CI13 13 Register CAPREL Capture Trigger Selection bit 13
T5CON.CI12 12 Register CAPREL Capture Trigger Selection bit 12
T5CON.CT3 10 Timer 3 Capture Trigger Enable
T5CON.T5UDE 8 Timer 5 External Up/Down Enable
T5CON.T5UD 7 Timer 5 Up / Down Control
T5CON.T5R 6 Timer 5 Run Bit
T5CON.T5M5 5 Timer 5 Mode Control bit 5
T5CON.T5M4 4 Timer 5 Mode Control bit 4
T5CON.T5M3 3 Timer 5 Mode Control bit 3
T5CON.T5I2 2 Timer 5 Input Selection bit 2
T5CON.T5I1 1 Timer 5 Input Selection bit 1
T5CON.T5I0 0 Timer 5 Input Selection bit 0
T6CON 0xFF48 GPT2 Timer 6 Control Register
T6CON.T6SR 15 Timer 6 Reload Mode Enable
T6CON.T6OTL 10 Timer 6 Output Toggle Latch
T6CON.T6OE 9 Alternate Output Function Enable
T6CON.T6UDE 8 Timer 6 External Up/Down Enable
T6CON.T6UD 7 Timer 6 Up/Down Control
T6CON.T6R 6 Timer 6 Run Bit
T6CON.T6M5 5 Timer 6 Mode Control bit 5
T6CON.T6M4 4 Timer 6 Mode Control bit 4
T6CON.T6M3 3 Timer 6 Mode Control bit 3
T6CON.T6I2 2 Timer 6 Input Selection bit 2
T6CON.T6I1 1 Timer 6 Input Selection bit 1
T6CON.T6I0 0 Timer 6 Input Selection bit 0
T01CON 0xFF50 CAPCOM Timer 0 and Timer 1 Ctrl. Reg.
T01CON.T1R 14 Timer/Counter 1 Run Control
T01CON.T1M 11 Timer/Counter 1 Mode Selection
T01CON.T1I10 10 Timer/Counter 1 Input Selection bit 10
T01CON.T1I9 9 Timer/Counter 1 Input Selection bit 9
T01CON.T1I8 8 Timer/Counter 1 Input Selection bit 8
T01CON.T0R 6 Timer/Counter 0 Run Control
T01CON.T0M 3 Timer/Counter 0 Mode Selection
T01CON.T0I2 2 Timer/Counter 0 Input Selection bit 2
T01CON.T0I1 1 Timer/Counter 0 Input Selection bit 1
T01CON.T0I0 0 Timer/Counter 0 Input Selection bit 0
CCM0 0xFF52 CAPCOM Mode Control Register 0
CCM0.ACC3 15 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD3_14 14 Mode Selection for Capture/Compare Register CC0 bit 14
CCM0.CCMOD3_13 13 Mode Selection for Capture/Compare Register CC0 bit 13
CCM0.CCMOD3_12 12 Mode Selection for Capture/Compare Register CC0 bit 12
CCM0.ACC2 11 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD2_10 10 Mode Selection for Capture/Compare Register CC0 bit 10
CCM0.CCMOD2_9 9 Mode Selection for Capture/Compare Register CC0 bit 9
CCM0.CCMOD2_8 8 Mode Selection for Capture/Compare Register CC0 bit 8
CCM0.ACC1 7 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD1_6 6 Mode Selection for Capture/Compare Register CC0 bit 6
CCM0.CCMOD1_5 5 Mode Selection for Capture/Compare Register CC0 bit 5
CCM0.CCMOD1_4 4 Mode Selection for Capture/Compare Register CC0 bit 4
CCM0.ACC0 3 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD0_2 2 Mode Selection for Capture/Compare Register CC0 bit 2
CCM0.CCMOD0_1 1 Mode Selection for Capture/Compare Register CC0 bit 1
CCM0.CCMOD0_0 0 Mode Selection for Capture/Compare Register CC0 bit 0
CCM1 0xFF54 CAPCOM Mode Control Register 1
CCM1.ACC7 15 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD7_14 14 Mode Selection for Capture/Compare Register CC1 bit 14
CCM1.CCMOD7_13 13 Mode Selection for Capture/Compare Register CC1 bit 13
CCM1.CCMOD7_12 12 Mode Selection for Capture/Compare Register CC1 bit 12
CCM1.ACC6 11 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD6_10 10 Mode Selection for Capture/Compare Register CC1 bit 10
CCM1.CCMOD6_9 9 Mode Selection for Capture/Compare Register CC1 bit 9
CCM1.CCMOD6_8 8 Mode Selection for Capture/Compare Register CC1 bit 8
CCM1.ACC5 7 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD5_6 6 Mode Selection for Capture/Compare Register CC1 bit 6
CCM1.CCMOD5_5 5 Mode Selection for Capture/Compare Register CC1 bit 5
CCM1.CCMOD5_4 4 Mode Selection for Capture/Compare Register CC1 bit 4
CCM1.ACC4 3 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD4_2 2 Mode Selection for Capture/Compare Register CC1 bit 2
CCM1.CCMOD4_1 1 Mode Selection for Capture/Compare Register CC1 bit 1
CCM1.CCMOD4_0 0 Mode Selection for Capture/Compare Register CC1 bit 0
CCM2 0xFF56 CAPCOM Mode Control Register 2
CCM2.ACC11 15 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD11_14 14 Mode Selection for Capture/Compare Register CC2 bit 14
CCM2.CCMOD11_13 13 Mode Selection for Capture/Compare Register CC2 bit 13
CCM2.CCMOD11_12 12 Mode Selection for Capture/Compare Register CC2 bit 12
CCM2.ACC10 11 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD10_10 10 Mode Selection for Capture/Compare Register CC2 bit 10
CCM2.CCMOD10_9 9 Mode Selection for Capture/Compare Register CC2 bit 9
CCM2.CCMOD10_8 8 Mode Selection for Capture/Compare Register CC2 bit 8
CCM2.ACC9 7 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD9_6 6 Mode Selection for Capture/Compare Register CC2 bit 6
CCM2.CCMOD9_5 5 Mode Selection for Capture/Compare Register CC2 bit 5
CCM2.CCMOD9_4 4 Mode Selection for Capture/Compare Register CC2 bit 4
CCM2.ACC8 3 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD8_2 2 Mode Selection for Capture/Compare Register CC2 bit 2
CCM2.CCMOD8_1 1 Mode Selection for Capture/Compare Register CC2 bit 1
CCM2.CCMOD8_0 0 Mode Selection for Capture/Compare Register CC2 bit 0
CCM3 0xFF58 CAPCOM Mode Control Register 3
CCM3.ACC15 15 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD15_14 14 Mode Selection for Capture/Compare Register CC3 bit 14
CCM3.CCMOD15_13 13 Mode Selection for Capture/Compare Register CC3 bit 13
CCM3.CCMOD15_12 12 Mode Selection for Capture/Compare Register CC3 bit 12
CCM3.ACC14 11 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD14_10 10 Mode Selection for Capture/Compare Register CC3 bit 10
CCM3.CCMOD14_9 9 Mode Selection for Capture/Compare Register CC3 bit 9
CCM3.CCMOD14_8 8 Mode Selection for Capture/Compare Register CC3 bit 8
CCM3.ACC13 7 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD13_6 6 Mode Selection for Capture/Compare Register CC3 bit 6
CCM3.CCMOD13_5 5 Mode Selection for Capture/Compare Register CC3 bit 5
CCM3.CCMOD13_4 4 Mode Selection for Capture/Compare Register CC3 bit 4
CCM3.ACC12 3 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD12_2 2 Mode Selection for Capture/Compare Register CC3 bit 2
CCM3.CCMOD12_1 1 Mode Selection for Capture/Compare Register CC3 bit 1
CCM3.CCMOD12_0 0 Mode Selection for Capture/Compare Register CC3 bit 0
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T2IC.T2IR 7
T2IC.T2IE 6
T2IC.ILVL5 5
T2IC.ILVL4 4
T2IC.ILVL3 3
T2IC.ILVL2 2
T2IC.GLVL1 1
T2IC.GLVL0 0
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T3IC.T3IR 7
T3IC.T3IE 6
T3IC.ILVL5 5
T3IC.ILVL4 4
T3IC.ILVL3 3
T3IC.ILVL2 2
T3IC.GLVL1 1
T3IC.GLVL0 0
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T4IC.T4IR 7
T4IC.T4IE 6
T4IC.ILVL5 5
T4IC.ILVL4 4
T4IC.ILVL3 3
T4IC.ILVL2 2
T4IC.GLVL1 1
T4IC.GLVL0 0
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T5IC.T5IR 7
T5IC.T5IE 6
T5IC.ILVL5 5
T5IC.ILVL4 4
T5IC.ILVL3 3
T5IC.ILVL2 2
T5IC.GLVL1 1
T5IC.GLVL0 0
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
T6IC.T6IR 7
T6IC.T6IE 6
T6IC.ILVL5 5
T6IC.ILVL4 4
T6IC.ILVL3 3
T6IC.ILVL2 2
T6IC.GLVL1 1
T6IC.GLVL0 0
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
CRIC.CRIR 7
CRIC.CRIE 6
CRIC.ILVL5 5
CRIC.ILVL4 4
CRIC.ILVL3 3
CRIC.ILVL2 2
CRIC.GLVL1 1
CRIC.GLVL0 0
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0TIC.S0TIR 7
S0TIC.S0TIE 6
S0TIC.ILVL5 5
S0TIC.ILVL4 4
S0TIC.ILVL3 3
S0TIC.ILVL2 2
S0TIC.GLVL1 1
S0TIC.GLVL0 0
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Register
S0RIC.S0RIR 7
S0RIC.S0RIE 6
S0RIC.ILVL5 5
S0RIC.ILVL4 4
S0RIC.ILVL3 3
S0RIC.ILVL2 2
S0RIC.GLVL1 1
S0RIC.GLVL0 0
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Ctrl. Reg.
S0EIC.S0EIR 7
S0EIC.S0EIE 6
S0EIC.ILVL5 5
S0EIC.ILVL4 4
S0EIC.ILVL3 3
S0EIC.ILVL2 2
S0EIC.GLVL1 1
S0EIC.GLVL0 0
SSCTIC 0xFF72 SSC Transmit Interrupt Control Register
SSCTIC.SSCTIR 7
SSCTIC.SSCTIE 6
SSCTIC.ILVL5 5
SSCTIC.ILVL4 4
SSCTIC.ILVL3 3
SSCTIC.ILVL2 2
SSCTIC.GLVL1 1
SSCTIC.GLVL0 0
SSCRIC 0xFF74 SSC Receive Interrupt Control Register
SSCRIC.SSCRIR 7
SSCRIC.SSCRIE 6
SSCRIC.ILVL5 5
SSCRIC.ILVL4 4
SSCRIC.ILVL3 3
SSCRIC.ILVL2 2
SSCRIC.GLVL1 1
SSCRIC.GLVL0 0
SSCEIC 0xFF76 SSC Error Interrupt Control Register
SSCEIC.SSCEIR 7
SSCEIC.SSCEIE 6
SSCEIC.ILVL5 5
SSCEIC.ILVL4 4
SSCEIC.ILVL3 3
SSCEIC.ILVL2 2
SSCEIC.GLVL1 1
SSCEIC.GLVL0 0
CC0IC 0xFF78 CAPCOM Register 0 Interrupt Ctrl. Reg.
CC0IC.CC0IR 7
CC0IC.CC0IE 6
CC0IC.ILVL5 5
CC0IC.ILVL4 4
CC0IC.ILVL3 3
CC0IC.ILVL2 2
CC0IC.GLVL1 1
CC0IC.GLVL0 0
CC1IC 0xFF7A CAPCOM Register 1 Interrupt Ctrl. Reg.
CC1IC.CC1IR 7
CC1IC.CC1IE 6
CC1IC.ILVL5 5
CC1IC.ILVL4 4
CC1IC.ILVL3 3
CC1IC.ILVL2 2
CC1IC.GLVL1 1
CC1IC.GLVL0 0
CC2IC 0xFF7C CAPCOM Register 2 Interrupt Ctrl. Reg.
CC2IC.CC2IR 7
CC2IC.CC2IE 6
CC2IC.ILVL5 5
CC2IC.ILVL4 4
CC2IC.ILVL3 3
CC2IC.ILVL2 2
CC2IC.GLVL1 1
CC2IC.GLVL0 0
CC3IC 0xFF7E CAPCOM Register 3 Interrupt Ctrl. Reg.
CC3IC.CC3IR 7
CC3IC.CC3IE 6
CC3IC.ILVL5 5
CC3IC.ILVL4 4
CC3IC.ILVL3 3
CC3IC.ILVL2 2
CC3IC.GLVL1 1
CC3IC.GLVL0 0
CC4IC 0xFF80 CAPCOM Register 4 Interrupt Ctrl. Reg.
CC4IC.CC4IR 7
CC4IC.CC4IE 6
CC4IC.ILVL5 5
CC4IC.ILVL4 4
CC4IC.ILVL3 3
CC4IC.ILVL2 2
CC4IC.GLVL1 1
CC4IC.GLVL0 0
CC5IC 0xFF82 CAPCOM Register 5 Interrupt Ctrl. Reg.
CC5IC.CC5IR 7
CC5IC.CC5IE 6
CC5IC.ILVL5 5
CC5IC.ILVL4 4
CC5IC.ILVL3 3
CC5IC.ILVL2 2
CC5IC.GLVL1 1
CC5IC.GLVL0 0
CC6IC 0xFF84 CAPCOM Register 6Interrupt Ctrl. Reg.
CC6IC.CC6IR 7
CC6IC.CC6IE 6
CC6IC.ILVL5 5
CC6IC.ILVL4 4
CC6IC.ILVL3 3
CC6IC.ILVL2 2
CC6IC.GLVL1 1
CC6IC.GLVL0 0
CC7IC 0xFF86 CAPCOM Register 7 Interrupt Ctrl. Reg.
CC7IC.CC7IR 7
CC7IC.CC7IE 6
CC7IC.ILVL5 5
CC7IC.ILVL4 4
CC7IC.ILVL3 3
CC7IC.ILVL2 2
CC7IC.GLVL1 1
CC7IC.GLVL0 0
CC8IC 0xFF88 CAPCOM Register 8 Interrupt Ctrl. Reg.
CC8IC.CC8IR 7
CC8IC.CC8IE 6
CC8IC.ILVL5 5
CC8IC.ILVL4 4
CC8IC.ILVL3 3
CC8IC.ILVL2 2
CC8IC.GLVL1 1
CC8IC.GLVL0 0
CC9IC 0xFF8A CAPCOM Register 9 Interrupt Ctrl. Reg.
CC9IC.CC9IR 7
CC9IC.CC9IE 6
CC9IC.ILVL5 5
CC9IC.ILVL4 4
CC9IC.ILVL3 3
CC9IC.ILVL2 2
CC9IC.GLVL1 1
CC9IC.GLVL0 0
CC10IC 0xFF8C CAPCOM Register 10 Interrupt Ctrl. Reg.
CC10IC.CC10IR 7
CC10IC.CC10IE 6
CC10IC.ILVL5 5
CC10IC.ILVL4 4
CC10IC.ILVL3 3
CC10IC.ILVL2 2
CC10IC.GLVL1 1
CC10IC.GLVL0 0
CC11IC 0xFF8E CAPCOM Register 11 Interrupt Ctrl. Reg.
CC11IC.CC11IR 7
CC11IC.CC11IE 6
CC11IC.ILVL5 5
CC11IC.ILVL4 4
CC11IC.ILVL3 3
CC11IC.ILVL2 2
CC11IC.GLVL1 1
CC11IC.GLVL0 0
CC12IC 0xFF90 CAPCOM Register 12 Interrupt Ctrl. Reg.
CC12IC.CC12IR 7
CC12IC.CC12IE 6
CC12IC.ILVL5 5
CC12IC.ILVL4 4
CC12IC.ILVL3 3
CC12IC.ILVL2 2
CC12IC.GLVL1 1
CC12IC.GLVL0 0
CC13IC 0xFF92 CAPCOM Register 13 Interrupt Ctrl. Reg.
CC13IC.CC13IR 7
CC13IC.CC13IE 6
CC13IC.ILVL5 5
CC13IC.ILVL4 4
CC13IC.ILVL3 3
CC13IC.ILVL2 2
CC13IC.GLVL1 1
CC13IC.GLVL0 0
CC14IC 0xFF94 CAPCOM Register 14 Interrupt Ctrl. Reg.
CC14IC.CC14IR 7
CC14IC.CC14IE 6
CC14IC.ILVL5 5
CC14IC.ILVL4 4
CC14IC.ILVL3 3
CC14IC.ILVL2 2
CC14IC.GLVL1 1
CC14IC.GLVL0 0
CC15IC 0xFF96 CAPCOM Register 15 Interrupt Ctrl. Reg.
CC15IC.CC15IR 7
CC15IC.CC15IE 6
CC15IC.ILVL5 5
CC15IC.ILVL4 4
CC15IC.ILVL3 3
CC15IC.ILVL2 2
CC15IC.GLVL1 1
CC15IC.GLVL0 0
ADCIC 0xFF98 A/D Converter End of Conversion Interrupt Control Register
ADCIC.ADCIR 7
ADCIC.ADCIE 6
ADCIC.ILVL5 5
ADCIC.ILVL4 4
ADCIC.ILVL3 3
ADCIC.ILVL2 2
ADCIC.GLVL1 1
ADCIC.GLVL0 0
ADEIC 0xFF9A A/D Converter Overrun Error Interrupt Control Register
ADEIC.ADEIR 7
ADEIC.ADEIE 6
ADEIC.ILVL5 5
ADEIC.ILVL4 4
ADEIC.ILVL3 3
ADEIC.ILVL2 2
ADEIC.GLVL1 1
ADEIC.GLVL0 0
T0IC 0xFF9C CAPCOM Timer 0 Interrupt Ctrl. Reg.
T0IC.T0IR 7
T0IC.T0IE 6
T0IC.ILVL5 5
T0IC.ILVL4 4
T0IC.ILVL3 3
T0IC.ILVL2 2
T0IC.GLVL1 1
T0IC.GLVL0 0
T1IC 0xFF9E CAPCOM Timer 1 Interrupt Ctrl. Reg.
T1IC.T1IR 7
T1IC.T1IE 6
T1IC.ILVL5 5
T1IC.ILVL4 4
T1IC.ILVL3 3
T1IC.ILVL2 2
T1IC.GLVL1 1
T1IC.GLVL0 0
ADCON 0xFFA0 A/D Converter Control Register
ADCON.ADCTC15 15 ADC Conversion Time Control bit 15
ADCON.ADCTC14 14 ADC Conversion Time Control bit 14
ADCON.ADSTC13 13 ADC Sample Time Control bit 13
ADCON.ADSTC12 12 ADC Sample Time Control bit 12
ADCON.ADCRQ 11 ADC Channel Injection Request Flag
ADCON.ADCIN 10 ADC Channel Injection Enable
ADCON.ADWR 9 ADC Wait for Read Control
ADCON.ADBSY 8 ADC Busy Flag
ADCON.ADST 7 ADC Start Bit
ADCON.ADM5 5 ADC Mode Selection bit 5
ADCON.ADM4 4 ADC Mode Selection bit 4
ADCON.ADCH3 3 ADC Analog Channel Input Selection bit 3
ADCON.ADCH2 2 ADC Analog Channel Input Selection bit 2
ADCON.ADCH1 1 ADC Analog Channel Input Selection bit 1
ADCON.ADCH0 0 ADC Analog Channel Input Selection bit 0
P5 0xFFA2 Port 5 Register (read only)
P5.P5_15 15 Port data register P5 bit 15
P5.P5_14 14 Port data register P5 bit 14
P5.P5_13 13 Port data register P5 bit 13
P5.P5_12 12 Port data register P5 bit 12
P5.P5_11 11 Port data register P5 bit 11
P5.P5_10 10 Port data register P5 bit 10
P5.P5_9 9 Port data register P5 bit 9
P5.P5_8 8 Port data register P5 bit 8
P5.P5_7 7 Port data register P5 bit 7
P5.P5_6 6 Port data register P5 bit 6
P5.P5_5 5 Port data register P5 bit 5
P5.P5_4 4 Port data register P5 bit 4
P5.P5_3 3 Port data register P5 bit 3
P5.P5_2 2 Port data register P5 bit 2
P5.P5_1 1 Port data register P5 bit 1
P5.P5_0 0 Port data register P5 bit 0
P5DIDIS 0xFFA4 Port 5 Digital Inp.Disable Reg.
P5DIDIS.P5D15 15 Port 5 Bit 15 Digital Input Control
P5DIDIS.P5D14 14 Port 5 Bit 14 Digital Input Control
P5DIDIS.P5D13 13 Port 5 Bit 13 Digital Input Control
P5DIDIS.P5D12 12 Port 5 Bit 12 Digital Input Control
P5DIDIS.P5D11 11 Port 5 Bit 11 Digital Input Control
P5DIDIS.P5D10 10 Port 5 Bit 10 Digital Input Control
P5DIDIS.P5D9 9 Port 5 Bit 9 Digital Input Control
P5DIDIS.P5D8 8 Port 5 Bit 8 Digital Input Control
P5DIDIS.P5D7 7 Port 5 Bit 7 Digital Input Control
P5DIDIS.P5D6 6 Port 5 Bit 6 Digital Input Control
P5DIDIS.P5D5 5 Port 5 Bit 5 Digital Input Control
P5DIDIS.P5D4 4 Port 5 Bit 4 Digital Input Control
P5DIDIS.P5D3 3 Port 5 Bit 3 Digital Input Control
P5DIDIS.P5D2 2 Port 5 Bit 2 Digital Input Control
P5DIDIS.P5D1 1 Port 5 Bit 1 Digital Input Control
P5DIDIS.P5D0 0 Port 5 Bit 0 Digital Input Control
TFR 0xFFAC Trap Flag Register
TFR.NMI 15 Non Maskable Interrupt Flag
TFR.STKOF 14 Stack Overflow Flag
TFR.STKUF 13 Stack Underflow Flag
TFR.UNDOPC 7 Undefined Opcode Flag
TFR.PRTFLT 3 Protection Fault Flag
TFR.ILLOPA 2 Illegal Word Operand Access Flag
TFR.ILLINA 1 Illegal Instruction Access Flag
TFR.ILLBUS 0 Illegal External Bus Access Flag
WDTCON 0xFFAE Watchdog Timer Control Register
WDTCON.WDTREL15 15 Watchdog Timer Reload Value bit 15
WDTCON.WDTREL14 14 Watchdog Timer Reload Value bit 14
WDTCON.WDTREL13 13 Watchdog Timer Reload Value bit 13
WDTCON.WDTREL12 12 Watchdog Timer Reload Value bit 12
WDTCON.WDTREL11 11 Watchdog Timer Reload Value bit 11
WDTCON.WDTREL10 10 Watchdog Timer Reload Value bit 10
WDTCON.WDTREL9 9 Watchdog Timer Reload Value bit 9
WDTCON.WDTREL8 8 Watchdog Timer Reload Value bit 8
WDTCON.LHWR 4 Long Hardware Reset Indication Flag
WDTCON.SHWR 3 Short Hardware Reset Indication Flag
WDTCON.SWR 2 Software Reset Indication Flag
WDTCON.WDTR 1 Watchdog Timer Reset Indication Flag
WDTCON.WDTIN 0 Watchdog Timer Input Frequency Select
S0CON 0xFFB0 Serial Channel 0 Control Register
S0CON.S0R 15 Baudrate Generator Run Bit
S0CON.S0LB 14 LoopBack Mode Enable Bit
S0CON.S0BRS 13 Baudrate Selection Bit
S0CON.S0ODD 12 Parity Selection Bit
S0CON.S0OE 10 Overrun Error Flag
S0CON.S0FE 9 Framing Error Flag
S0CON.S0PE 8 Parity Error Flag
S0CON.S0OEN 7 Overrun Check Enable Bit
S0CON.S0FEN 6 Framing Check Enable Bit
S0CON.S0PEN 5 Parity Check Enable Bit
S0CON.S0REN 4 Receiver Enable Bit
S0CON.S0STP 3 Number of Stop Bits Selection
S0CON.S0M2 2 ASC0 Mode Control bit 2
S0CON.S0M1 1 ASC0 Mode Control bit 1
S0CON.S0M0 0 ASC0 Mode Control bit 0
SSCCON 0xFFB2 SSC Control Register
P2 0xFFC0 Port 2 Register
P2.P2_15 15 Port data register P2 bit 15
P2.P2_14 14 Port data register P2 bit 14
P2.P2_13 13 Port data register P2 bit 13
P2.P2_12 12 Port data register P2 bit 12
P2.P2_11 11 Port data register P2 bit 11
P2.P2_10 10 Port data register P2 bit 10
P2.P2_9 9 Port data register P2 bit 9
P2.P2_8 8 Port data register P2 bit 8
P2.P2_7 7 Port data register P2 bit 7
P2.P2_6 6 Port data register P2 bit 6
P2.P2_5 5 Port data register P2 bit 5
P2.P2_4 4 Port data register P2 bit 4
P2.P2_3 3 Port data register P2 bit 3
P2.P2_2 2 Port data register P2 bit 2
P2.P2_1 1 Port data register P2 bit 1
P2.P2_0 0 Port data register P2 bit 0
DP2 0xFFC2 Port 2 Direction Control Register
DP2.DP2_15 15 Port direction register DP2 bit 15
DP2.DP2_14 14 Port direction register DP2 bit 14
DP2.DP2_13 13 Port direction register DP2 bit 13
DP2.DP2_12 12 Port direction register DP2 bit 12
DP2.DP2_11 11 Port direction register DP2 bit 11
DP2.DP2_10 10 Port direction register DP2 bit 10
DP2.DP2_9 9 Port direction register DP2 bit 9
DP2.DP2_8 8 Port direction register DP2 bit 8
DP2.DP2_7 7 Port direction register DP2 bit 7
DP2.DP2_6 6 Port direction register DP2 bit 6
DP2.DP2_5 5 Port direction register DP2 bit 5
DP2.DP2_4 4 Port direction register DP2 bit 4
DP2.DP2_3 3 Port direction register DP2 bit 3
DP2.DP2_2 2 Port direction register DP2 bit 2
DP2.DP2_1 1 Port direction register DP2 bit 1
DP2.DP2_0 0 Port direction register DP2 bit 0
P3 0xFFC4 Port 3 Register
P3.P3_15 15 Port data register P3 bit 15
P3.P3_13 13 Port data register P3 bit 13
P3.P3_12 12 Port data register P3 bit 12
P3.P3_11 11 Port data register P3 bit 11
P3.P3_10 10 Port data register P3 bit 10
P3.P3_9 9 Port data register P3 bit 9
P3.P3_8 8 Port data register P3 bit 8
P3.P3_7 7 Port data register P3 bit 7
P3.P3_6 6 Port data register P3 bit 6
P3.P3_5 5 Port data register P3 bit 5
P3.P3_4 4 Port data register P3 bit 4
P3.P3_3 3 Port data register P3 bit 3
P3.P3_2 2 Port data register P3 bit 2
P3.P3_1 1 Port data register P3 bit 1
P3.P3_0 0 Port data register P3 bit 0
DP3 0xFFC6 Port 3 Direction Control Register
DP3.DP3_15 15 Port direction register DP3 bit 15
DP3.DP3_13 13 Port direction register DP3 bit 13
DP3.DP3_12 12 Port direction register DP3 bit 12
DP3.DP3_11 11 Port direction register DP3 bit 11
DP3.DP3_10 10 Port direction register DP3 bit 10
DP3.DP3_9 9 Port direction register DP3 bit 9
DP3.DP3_8 8 Port direction register DP3 bit 8
DP3.DP3_7 7 Port direction register DP3 bit 7
DP3.DP3_6 6 Port direction register DP3 bit 6
DP3.DP3_5 5 Port direction register DP3 bit 5
DP3.DP3_4 4 Port direction register DP3 bit 4
DP3.DP3_3 3 Port direction register DP3 bit 3
DP3.DP3_2 2 Port direction register DP3 bit 2
DP3.DP3_1 1 Port direction register DP3 bit 1
DP3.DP3_0 0 Port direction register DP3 bit 0
P4 0xFFC8 Port 4 Register (7 bits)
P4.P4_7 7 Port data register P4 bit 7
P4.P4_6 6 Port data register P4 bit 6
P4.P4_5 5 Port data register P4 bit 5
P4.P4_4 4 Port data register P4 bit 4
P4.P4_3 3 Port data register P4 bit 3
P4.P4_2 2 Port data register P4 bit 2
P4.P4_1 1 Port data register P4 bit 1
P4.P4_0 0 Port data register P4 bit 0
DP4 0xFFCA Port 4 Direction Control Register
DP4.DP4_7 7 Port direction register DP4 bit 7
DP4.DP4_6 6 Port direction register DP4 bit 6
DP4.DP4_5 5 Port direction register DP4 bit 5
DP4.DP4_4 4 Port direction register DP4 bit 4
DP4.DP4_3 3 Port direction register DP4 bit 3
DP4.DP4_2 2 Port direction register DP4 bit 2
DP4.DP4_1 1 Port direction register DP4 bit 1
DP4.DP4_0 0 Port direction register DP4 bit 0
P6 0xFFCC Port 6 Register (8 bits)
P6.P6_7 7 Port data register P6 bit 7
P6.P6_6 6 Port data register P6 bit 6
P6.P6_5 5 Port data register P6 bit 5
P6.P6_4 4 Port data register P6 bit 4
P6.P6_3 3 Port data register P6 bit 3
P6.P6_2 2 Port data register P6 bit 2
P6.P6_1 1 Port data register P6 bit 1
P6.P6_0 0 Port data register P6 bit 0
DP6 0xFFCE Port 6 Direction Control Register
DP6.DP6_7 7 Port direction register DP6 bit 7
DP6.DP6_6 6 Port direction register DP6 bit 6
DP6.DP6_5 5 Port direction register DP6 bit 5
DP6.DP6_4 4 Port direction register DP6 bit 4
DP6.DP6_3 3 Port direction register DP6 bit 3
DP6.DP6_2 2 Port direction register DP6 bit 2
DP6.DP6_1 1 Port direction register DP6 bit 1
DP6.DP6_0 0 Port direction register DP6 bit 0
P7 0xFFD0 Port 7 Register (8 bits)
P7.P7_7 7 Port data register P7 bit 7
P7.P7_6 6 Port data register P7 bit 6
P7.P7_5 5 Port data register P7 bit 5
P7.P7_4 4 Port data register P7 bit 4
P7.P7_3 3 Port data register P7 bit 3
P7.P7_2 2 Port data register P7 bit 2
P7.P7_1 1 Port data register P7 bit 1
P7.P7_0 0 Port data register P7 bit 0
DP7 0xFFD2 Port 7 Direction Control Register
DP7.DP7_7 7 Port direction register DP7 bit 7
DP7.DP7_6 6 Port direction register DP7 bit 6
DP7.DP7_5 5 Port direction register DP7 bit 5
DP7.DP7_4 4 Port direction register DP7 bit 4
DP7.DP7_3 3 Port direction register DP7 bit 3
DP7.DP7_2 2 Port direction register DP7 bit 2
DP7.DP7_1 1 Port direction register DP7 bit 1
DP7.DP7_0 0 Port direction register DP7 bit 0
P8 0xFFD4 Port 8 Register (8 bits)
P8.P8_7 7 Port data register P8 bit 7
P8.P8_6 6 Port data register P8 bit 6
P8.P8_5 5 Port data register P8 bit 5
P8.P8_4 4 Port data register P8 bit 4
P8.P8_3 3 Port data register P8 bit 3
P8.P8_2 2 Port data register P8 bit 2
P8.P8_1 1 Port data register P8 bit 1
P8.P8_0 0 Port data register P8 bit 0
DP8 0xFFD6 Port 8 Direction Control Register
DP8.DP8_7 7 Port direction register DP8 bit 7
DP8.DP8_6 6 Port direction register DP8 bit 6
DP8.DP8_5 5 Port direction register DP8 bit 5
DP8.DP8_4 4 Port direction register DP8 bit 4
DP8.DP8_3 3 Port direction register DP8 bit 3
DP8.DP8_2 2 Port direction register DP8 bit 2
DP8.DP8_1 1 Port direction register DP8 bit 1
DP8.DP8_0 0 Port direction register DP8 bit 0
.ST10F168
; 6865.pdf, reg168.inc
; ST10F168SQ6
; MEMORY MAP
area DATA XRAM 0xD000:0xEF00
area DATA CAN 0xEF00:0xF000
area DATA E_SFR 0xF000:0xF600
area DATA IRAM 0xF600:0xFE00
area DATA SFR 0xFE00:0x10000
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMITRAP 0x0008 NMITRAP Non-Maskable Interrupt (Class A Hardware Traps)
entry STOTRAP 0x0010 STOTRAP Stack Overflow (Class A Hardware Traps)
entry STUTRAP 0x0018 STUTRAP Stack Underflow (Class A Hardware Traps)
entry BTRAP 0x0028 BTRAP Class B Hardware Traps
entry CC0INT 0x0040 CAPCOM Register 0
entry CC1INT 0x0044 CAPCOM Register 1
entry CC2INT 0x0048 CAPCOM Register 2
entry CC3INT 0x004C CAPCOM Register 3
entry CC4INT 0x0050 CAPCOM Register 4
entry CC5INT 0x0054 CAPCOM Register 5
entry CC6INT 0x0058 CAPCOM Register 6
entry CC7INT 0x005C CAPCOM Register 7
entry CC8INT 0x0060 CAPCOM Register 8
entry CC9INT 0x0064 CAPCOM Register 9
entry CC10INT 0x0068 CAPCOM Register 10
entry CC11INT 0x006C CAPCOM Register 11
entry CC12INT 0x0070 CAPCOM Register 12
entry CC13INT 0x0074 CAPCOM Register 13
entry CC14INT 0x0078 CAPCOM Register 14
entry CC15INT 0x007C CAPCOM Register 15
entry T0INT 0x0080 CAPCOM Timer 0
entry T1INT 0x0084 CAPCOM Timer 1
entry T2INT 0x0088 GPT1 Timer 2
entry T3INT 0x008C GPT1 Timer 3
entry T4INT 0x0090 GPT1 Timer 4
entry T5INT 0x0094 GPT2 Timer 5
entry T6INT 0x0098 GPT2 Timer 6
entry CRINT 0x009C GPT2 CAPREL Reg.
entry ADCINT 0x00A0 A/D Conversion Complete
entry ADEINT 0x00A4 A/D Overrun Error
entry S0TINT 0x00A8 ASC0 Transmit
entry S0RINT 0x00AC ASC0 Receive
entry S0EINT 0x00B0 ASC0 Error
entry SCTINT 0x00B4 SSC Transmit
entry SCRINT 0x00B8 SSC Receive
entry SCEINT 0x00BC SSC Error
entry CC16INT 0x00C0 CAPCOM Register 16
entry CC17INT 0x00C4 CAPCOM Register 17
entry CC18INT 0x00C8 CAPCOM Register 18
entry CC19INT 0x00CC CAPCOM Register 19
entry CC20INT 0x00D0 CAPCOM Register 20
entry CC21INT 0x00D4 CAPCOM Register 21
entry CC22INT 0x00D8 CAPCOM Register 22
entry CC23INT 0x00DC CAPCOM Register 23
entry CC24INT 0x00E0 CAPCOM Register 24
entry CC25INT 0x00E4 CAPCOM Register 25
entry CC26INT 0x00E8 CAPCOM Register 26
entry CC27INT 0x00EC CAPCOM Register 27
entry CC28INT 0x00F0 CAPCOM Register 28
entry T7INT 0x00F4 CAPCOM Timer 7
entry T8INT 0x00F8 CAPCOM Timer 8
entry PWMINT 0x00FC PWM Channel 0_3
entry XP0INT 0x0100 CAN1
entry XP1INT 0x0104 Unassigned node
entry XP2INT 0x0108 Unassigned node
entry XP3INT 0x010C PLL/OWD
entry CC29INT 0x0110 CAPCOM Register 29
entry CC30INT 0x0114 CAPCOM Register 30
entry CC31INT 0x0118 CAPCOM Register 31
entry S0TBINT 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
PT0 0xF030 PWM Module Up / Down Counter 0
PT1 0xF032 PWM Module Up / Down Counter 1
PT2 0xF034 PWM Module Up / Down Counter 2
PT3 0xF036 PWM Module Up / Down Counter 3
PP0 0xF038 PWM Module Period Register 0
PP1 0xF03A PWM Module Period Register 1
PP2 0xF03C PWM Module Period Register 2
PP3 0xF03E PWM Module Period Register 3
T7 0xF050 CAPCOM Timer 7 Register
T8 0xF052 CAPCOM Timer 8 Register
T7REL 0xF054 CAPCOM Timer 7 Reload Register
T8REL 0xF056 CAPCOM Timer 8 Reload Register
IDPROG 0xF078 Programming Voltage Identifier Register
IDMEM 0xF07A On-chip Memory Identifier Register
IDCHIP 0xF07C Device Identifier Register
IDMANUF 0xF07E Manufacturer Identifier Register
ADDAT2 0xF0A0 A/D Converter 2 Result Register
SSCTB 0xF0B0 SSC Transmit Buffer (write only)
SSCRB 0xF0B2 SSC Receive Buffer (read only)
SSCBR 0xF0B4 SSC Baud Rate Register
DP0L 0xF100 P0L Direction Control Register
DP0H 0xF102 P0h Direction Control Register
DP1L 0xF104 P1L Direction Control Register
DP1H 0xF106 P1H Direction Control Register
RP0H 0xF108 System Start-up Configuration Register (read only)
CC16IC 0xF160 CAPCOM Register 16 Interrupt Control Register
CC16IC.CC16IR 7
CC16IC.CC16IE 6
CC17IC 0xF162 CAPCOM Register 17 Interrupt Control Register
CC17IC.CC17IR 7
CC17IC.CC17IE 6
CC18IC 0xF164 CAPCOM Register 18 Interrupt Control Register
CC18IC.CC18IR 7
CC18IC.CC18IE 6
CC19IC 0xF166 CAPCOM Register 19 Interrupt Control Register
CC19IC.CC19IR 7
CC19IC.CC19IE 6
CC20IC 0xF168 CAPCOM Register 20 Interrupt Control Register
CC20IC.CC20IR 7
CC20IC.CC20IE 6
CC21IC 0xF16A CAPCOM Register 21 Interrupt Control Register
CC21IC.CC21IR 7
CC21IC.CC21IE 6
CC22IC 0xF16C CAPCOM Register 22 Interrupt Control Register
CC22IC.CC22IR 7
CC22IC.CC22IE 6
CC23IC 0xF16E CAPCOM Register 23 Interrupt Control Register
CC23IC.CC23IR 7
CC23IC.CC23IE 6
CC24IC 0xF170 CAPCOM Register 24 Interrupt Control Register
CC24IC.CC24IR 7
CC24IC.CC24IE 6
CC25IC 0xF172 CAPCOM Register 25 Interrupt Control Register
CC25IC.CC25IR 7
CC25IC.CC25IE 6
CC26IC 0xF174 CAPCOM Register 26 Interrupt Control Register
CC26IC.CC26IR 7
CC26IC.CC26IE 6
CC27IC 0xF176 CAPCOM Register 27 Interrupt Control Register
CC27IC.CC27IR 7
CC27IC.CC27IE 6
CC28IC 0xF178 CAPCOM Register 28 Interrupt Control Register
CC28IC.CC28IR 7
CC28IC.CC28IE 6
T7IC 0xF17A CAPCOM Timer 7 Interrupt Control Register
T7IC.T7IR 7
T7IC.T7IE 6
T8IC 0xF17C CAPCOM Timer 8 Interrupt Control Register
T8IC.T8IR 7
T8IC.T8IE 6
PWMIC 0xF17E PWM Module Interrupt Control Register
PWMIC.PWMIR 7
PWMIC.PWMIE 6
CC29IC 0xF184 CAPCOM Register 29 Interrupt Control Register
CC29IC.CC29IR 7
CC29IC.CC29IE 6
XP0IC 0xF186 CAN Module Interrupt Control Register
XP0IC.XP0IR 7
XP0IC.XP0IE 6
CC30IC 0xF18C CAPCOM Register 30 Interrupt Control Register
CC30IC.CC30IR 7
CC30IC.CC30IE 6
XP1IC 0xF18E X-Peripheral 1 Interrupt Control Register
XP1IC.XP1IR 7
XP1IC.XP1IE 6
CC31IC 0xF194 CAPCOM Register 31 Interrupt Control Register
CC31IC.CC31IR 7
CC31IC.CC31IE 6
XP2IC 0xF196 X-Peripheral 2 Interrupt Control Register
XP2IC.XP2IR 7
XP2IC.XP2IE 6
S0TBIC 0xF19C Serial Channel 0 Transmit Buffer Interrupt Control Register
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
XP3IC 0xF19E PLL unlock Interrupt Control Register
XP3IC.XP3IR 7
XP3IC.XP3IE 6
EXICON 0xF1C0 External Interrupt Control Register
ODP2 0xF1C2 Port 2 Open Drain Control Register
PICON 0xF1C4 Port Input Threshold Control Register
ODP3 0xF1C6 Port 3 Open Drain Control Register
ODP6 0xF1CE Port 6 Open Drain Control Register
ODP7 0xF1D2 Port 7 Open Drain Control Register
ODP8 0xF1D6 Port 8 Open Drain Control Register
ISNC 0xF1DE (reg168.inc)
ISNC.PLLIE 3
ISNC.PLLIR 2
ISNC.RTCIE 1
ISNC.RTCIR 0
DPP0 0xFE00 CPU Data Page Pointer 0 Register (10-bit)
DPP1 0xFE02 CPU Data Page Pointer 1 Register (10-bit)
DPP2 0xFE04 CPU Data Page Pointer 2 Register (10-bit)
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10-bit)
CSP 0xFE08 CPU Code Segment Pointer Register (read only)
MDH 0xFE0C CPU Multiply Divide Register - High Word
MDL 0xFE0E CPU Multiply Divide Register - Low Word
CP 0xFE10 CPU Context Pointer Register
SP 0xFE12 CPU System Stack Pointer Register
STKOV 0xFE14 Stack Overflow Pointer Register
STKUN 0xFE16 Stack Underflow Pointer Register
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL4 0xFE1E Address Select Register 4
PW0 0xFE30 PWM Module Pulse Width Register 0
PW1 0xFE32 PWM Module Pulse Width Register 1
PW2 0xFE34 PWM Module Pulse Width Register 2
PW3 0xFE36 PWM Module Pulse Width Register 3
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture / Reload Register
T0 0xFE50 CAPCOM Timer 0 Register
T1 0xFE52 CAPCOM Timer 1 Register
T0REL 0xFE54 CAPCOM Timer 0 Reload Register
T1REL 0xFE56 CAPCOM Timer 1 Reload Register
CC16 0xFE60 CAPCOM Register 16
CC17 0xFE62 CAPCOM Register 17
CC18 0xFE64 CAPCOM Register 18
CC19 0xFE66 CAPCOM Register 19
CC20 0xFE68 CAPCOM Register 20
CC21 0xFE6A CAPCOM Register 21
CC22 0xFE6C CAPCOM Register 22
CC23 0xFE6E CAPCOM Register 23
CC24 0xFE70 CAPCOM Register 24
CC25 0xFE72 CAPCOM Register 25
CC26 0xFE74 CAPCOM Register 26
CC27 0xFE76 CAPCOM Register 27
CC28 0xFE78 CAPCOM Register 28
CC29 0xFE7A CAPCOM Register 29
CC30 0xFE7C CAPCOM Register 30
CC31 0xFE7E CAPCOM Register 31
CC0 0xFE80 CAPCOM Register 0
CC1 0xFE82 CAPCOM Register 1
CC2 0xFE84 CAPCOM Register 2
CC3 0xFE86 CAPCOM Register 3
CC4 0xFE88 CAPCOM Register 4
CC5 0xFE8A CAPCOM Register 5
CC6 0xFE8C CAPCOM Register 6
CC7 0xFE8E CAPCOM Register 7
CC8 0xFE90 CAPCOM Register 8
CC9 0xFE92 CAPCOM Register 9
CC10 0xFE94 CAPCOM Register 10
CC11 0xFE96 CAPCOM Register 11
CC12 0xFE98 CAPCOM Register 12
CC13 0xFE9A CAPCOM Register 13
CC14 0xFE9C CAPCOM Register 14
CC15 0xFE9E CAPCOM Register 15
ADDAT 0xFEA0 A/D Converter Result Register
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 Transmit Buffer Register (write only)
S0RBUF 0xFEB2 Serial Channel 0 Receive Buffer Register (read only)
S0BG 0xFEB4 Serial Channel 0 Baud Rate Generator Reload Register
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC5 0xFECA PEC Channel 5 Control Register
PECC6 0xFECC PEC Channel 6 Control Register
PECC7 0xFECE PEC Channel 7 Control Register
P0L 0xFF00 Port 0 Low Register (Lower half of Port0)
P0H 0xFF02 Port 0 High Register (Upper half of Port0)
P1L 0xFF04 Port 1 Low Register (Lower half of Port1)
P1H 0xFF06 Port 1 High Register (Upper half of Port1)
BUSCON0 0xFF0C Bus Configuration Register 0
BUSCON0.RDYEN0 12
BUSCON0.BUSACT0 10
BUSCON0.ALECTL0 9
BUSCON0.MTTC0 5
BUSCON0.RWDC0 4
MDC 0xFF0E CPU Multiply Divide Control Register
MDC.MDRIU 4
PSW 0xFF10 CPU Program Status Word
PSW.IEN 11
PSW.HLDEN 10
PSW.USR0 6
PSW.MULIP 5
PSW.E 4
PSW.Z 3
PSW.V 2
PSW.C 1
PSW.N 0
SYSCON 0xFF12 CPU System Configuration Register
SYSCON.ROMS1 12
SYSCON.SGTEN 11
SYSCON.ROMEN 10
SYSCON.BYTDIS 9
SYSCON.CLKEN 8
SYSCON.WRCFG 7
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON1.CSWEN1 15
BUSCON1.CSREN1 14
BUSCON1.RDYEN1 12
BUSCON1.BUSACT1 10
BUSCON1.ALECTL1 9
BUSCON1.MTTC1 5
BUSCON1.RWDC1 4
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON2.CSWEN2 15
BUSCON2.CSREN2 14
BUSCON2.RDYEN2 12
BUSCON2.BUSACT2 10
BUSCON2.ALECTL2 9
BUSCON2.MTTC2 5
BUSCON2.RWDC2 4
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON3.CSWEN3 15
BUSCON3.CSREN3 14
BUSCON3.RDYEN3 12
BUSCON3.BUSACT3 10
BUSCON3.ALECTL3 9
BUSCON3.MTTC3 5
BUSCON3.RWDC3 4
BUSCON4 0xFF1A Bus Configuration Register 4
BUSCON4.CSWEN4 15
BUSCON4.CSREN4 14
BUSCON4.RDYEN4 12
BUSCON4.BUSACT4 10
BUSCON4.ALECTL4 9
BUSCON4.MTTC4 5
BUSCON4.RWDC4 4
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
T78CON 0xFF20 CAPCOM Timer 7 and 8 Control Register
T78CON.T8R 14
T78CON.T8M 11
T78CON.T7R 6
T78CON.T7M 3
CCM4 0xFF22 CAPCOM Mode Control Register 4
CCM4.ACC19 15
CCM4.ACC18 11
CCM4.ACC17 7
CCM4.ACC16 3
CCM5 0xFF24 CAPCOM Mode Control Register 5
CCM5.ACC23 15
CCM5.ACC22 11
CCM5.ACC21 7
CCM5.ACC20 3
CCM6 0xFF26 CAPCOM Mode Control Register 6
CCM6.ACC27 15
CCM6.ACC26 11
CCM6.ACC25 7
CCM6.ACC24 3
CCM7 0xFF28 CAPCOM Mode Control Register 7
CCM6.ACC31 15
CCM6.ACC30 11
CCM6.ACC29 7
CCM6.ACC28 3
PWMCON0 0xFF30 PWM Module Control Register 0
PWMCON0.PIR3 15
PWMCON0.PIR2 14
PWMCON0.PIR1 13
PWMCON0.PIR0 12
PWMCON0.PIE3 11
PWMCON0.PIE2 10
PWMCON0.PIE1 9
PWMCON0.PIE0 8
PWMCON0.PTI3 7
PWMCON0.PTI2 6
PWMCON0.PTI1 5
PWMCON0.PTI0 4
PWMCON0.PTR3 3
PWMCON0.PTR2 2
PWMCON0.PTR1 1
PWMCON0.PTR0 0
PWMCON1 0xFF32 PWM Module Control Register 1
PWMCON1.PS3 15
PWMCON1.PS2 14
PWMCON1.PB01 12
PWMCON1.PM3 7
PWMCON1.PM2 6
PWMCON1.PM1 5
PWMCON1.PM0 4
PWMCON1.PEN3 3
PWMCON1.PEN2 2
PWMCON1.PEN1 1
PWMCON1.PEN0 0
T2CON 0xFF40 GPT1 Timer 2 Control Register
T2CON.T2UDE 8
T2CON.T2UD 7
T2CON.T2R 6
T3CON 0xFF42 GPT1 Timer 3 Control Register
T3CON.T3OTL 10
T3CON.T3OE 9
T3CON.T3UDE 8
T3CON.T3UD 7
T3CON.T3R 6
T4CON 0xFF44 GPT1 Timer 4 Control Register
T4CON.T4UDE 8
T4CON.T4UD 7
T4CON.T4R 6
T5CON 0xFF46 GPT2 Timer 5 Control Register
T5CON.T5SC 15
T5CON.T5CLR 14
T5CON.T5UDE 8
T5CON.T5UD 7
T5CON.T5R 6
T6CON 0xFF48 GPT2 Timer 6 Control Register
T6CON.T6SR 15
T6CON.T6OTL 10
T6CON.T6OE 9
T6CON.T6UDE 8
T6CON.T6UD 7
T6CON.T6R 6
T01CON 0xFF50 CAPCOM Timer 0 and Timer 1 Control Register
T01CON.T1R 14
T01CON.T1M 11
T01CON.T0R 6
T01CON.T0M 3
CCM0 0xFF52 CAPCOM Mode Control Register 0
CCM0.ACC3 15
CCM0.ACC2 11
CCM0.ACC1 7
CCM0.ACC0 3
CCM1 0xFF54 CAPCOM Mode Control Register 1
CCM1.ACC7 15
CCM1.ACC6 11
CCM1.ACC5 7
CCM1.ACC4 3
CCM2 0xFF56 CAPCOM Mode Control Register 2
CCM2.ACC11 15
CCM2.ACC10 11
CCM2.ACC9 7
CCM2.ACC8 3
CCM3 0xFF58 CAPCOM Mode Control Register 3
CCM3.ACC15 15
CCM3.ACC14 11
CCM3.ACC13 7
CCM3.ACC12 3
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T2IC.T2IR 7
T2IC.T2IE 6
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T3IC.T3IR 7
T3IC.T3IE 6
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T4IC.T4IR 7
T4IC.T4IE 6
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T5IC.T5IR 7
T5IC.T5IE 6
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
T6IC.T6IR 7
T6IC.T6IE 6
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
CRIC.CRIR 7
CRIC.CRIE 6
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0TIC.S0TIR 7
S0TIC.S0TIE 6
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Register
S0RIC.S0RIR 7
S0RIC.S0RIE 6
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Control Register
S0EIC.S0EIR 7
S0EIC.S0EIE 6
SSCTIC 0xFF72 Transmit Interrupt Control Register
SSCTIC.SSCTIR 7
SSCTIC.SSCTIE 6
SSCRIC 0xFF74 SSC Receive Interrupt Control Register
SSCRIC.SSCRIR 7
SSCRIC.SSCRIE 6
SSCEIC 0xFF76 SSC Error Interrupt Control Register
SSCEIC.SSCEIR 7
SSCEIC.SSCEIE 6
CC0IC 0xFF78 CAPCOM Register 0 Interrupt Control Register
CC0IC.CC0IR 7
CC0IC.CC0IE 6
CC1IC 0xFF7A CAPCOM Register 1 Interrupt Control Register
CC1IC.CC1IR 7
CC1IC.CC1IE 6
CC2IC 0xFF7C CAPCOM Register 2 Interrupt Control Register
CC2IC.CC2IR 7
CC2IC.CC2IE 6
CC3IC 0xFF7E CAPCOM Register 3 Interrupt Control Register
CC3IC.CC3IR 7
CC3IC.CC3IE 6
CC4IC 0xFF80 CAPCOM Register 4 Interrupt Control Register
CC4IC.CC4IR 7
CC4IC.CC4IE 6
CC5IC 0xFF82 CAPCOM Register 5 Interrupt Control Register
CC5IC.CC5IR 7
CC5IC.CC5IE 6
CC6IC 0xFF84 CAPCOM Register 6 Interrupt Control Register
CC6IC.CC6IR 7
CC6IC.CC6IE 6
CC7IC 0xFF86 CAPCOM Register 7 Interrupt Control Register
CC7IC.CC7IR 7
CC7IC.CC7IE 6
CC8IC 0xFF88 CAPCOM Register 8 Interrupt Control Register
CC8IC.CC8IR 7
CC8IC.CC8IE 6
CC9IC 0xFF8A CAPCOM Register 9 Interrupt Control Register
CC9IC.CC9IR 7
CC9IC.CC9IE 6
CC10IC 0xFF8C CAPCOM Register 10 Interrupt Control Register
CC10IC.CC10IR 7
CC10IC.CC10IE 6
CC11IC 0xFF8E CAPCOM Register 11 Interrupt Control Register
CC11IC.CC11IR 7
CC11IC.CC11IE 6
CC12IC 0xFF90 CAPCOM Register 12 Interrupt Control Register
CC12IC.CC12IR 7
CC12IC.CC12IE 6
CC13IC 0xFF92 CAPCOM Register 13 Interrupt Control Register
CC13IC.CC13IR 7
CC13IC.CC13IE 6
CC14IC 0xFF94 CAPCOM Register 14 Interrupt Control Register
CC14IC.CC14IR 7
CC14IC.CC14IE 6
CC15IC 0xFF96 CAPCOM Register 15 Interrupt Control Register
CC15IC.CC15IR 7
CC15IC.CC15IE 6
ADCIC 0xFF98 A/D Converter End Of Conversion Interrupt Control Register
ADCIC.ADCIR 7
ADCIC.ADCIE 6
ADEIC 0xFF9A A/D converter Overrun Error Interrupt Control Register
ADEIC.ADEIR 7
ADEIC.ADEIE 6
T0IC 0xFF9C CAPCOM Timer 0 Interrupt Control Register
T0IC.T0IR 7
T0IC.T0IE 6
T1IC 0xFF9E CAPCOM Timer 1 Interrupt Control Register
T1IC.T1IR 7
T1IC.T1IE 6
ADCON 0xFFA0 A/D Converter Control Register
ADCON.ADCRQ 11
ADCON.ADCIN 10
ADCON.ADWR 9
ADCON.ADBSY 8
ADCON.ADST 7
P5 0xFFA2 Port 5 Register (read only)
P5.T2EUD 15
P5.T4EUD 14
P5.T5IN 13
P5.T6IN 12
P5.T5EUD 11
P3.T3EUD 4
TFR 0xFFAC Trap Flag Register
TFR.NMI 15
TFR.STKOF 14
TFR.STKUF 13
TFR.UNDOPC 7
TFR.PRTFLT 3
TFR.ILLOPA 2
TFR.ILLINA 1
TFR.ILLBUS 0
WDTCON 0xFFAE Watchdog Timer Control Register
WDTCON.WDTR 1
WDTCON.WDTIN 0
S0CON 0xFFB0 Serial Channel 0 Control Register
S0CON.S0R 15
S0CON.S0LB 14
S0CON.S0BRS 13
S0CON.S0ODD 12
S0CON.S0OE 10
S0CON.S0FE 9
S0CON.S0PE 8
S0CON.S0OEN 7
S0CON.S0FEN 6
S0CON.S0PEN 5
S0CON.S0REN 4
S0CON.S0STP 3
SSCCON 0xFFB2 SSC Control Register (reg168.inc)
SSCCON.SSCEN 15
SSCCON.SSCMS 14
SSCCON.SSCBSY 12
SSCCON.SSCBEN 11
; SSCCON.SSCBE 11
SSCCON.SSCPEN 10
; SSCCON.SSCPE 10
SSCCON.SSCREN 9
; SSCCON.SSCRE 9
SSCCON.SSCTEN 8
; SSCCON.SSCTE 8
SSCCON.SSCP0 6
SSCCON.SSCPH 5
SSCCON.SSCHB 4
P2 0xFFC0 Port 2 Register
DP2 0xFFC2 Port 2 Direction Control Register
P3 0xFFC4 Port 3 Register
P3.T2IN 7
P3.T3IN 6
P3.T4IN 5
P3.T3EUD 4
P3.T3OUT 3
P3.CAPIN 2
P3.T6OUT 1
P3.T0IN 0
DP3 0xFFC6 Port 3 Direction Control Register
P4 0xFFC8 Port 4 Register (8-bit)
DP4 0xFFCA Port 4 Direction Control Register
P6 0xFFCC Port 6 Register (8-bit)
DP6 0xFFCE Port 6 Direction Control Register
P7 0xFFD0 Port 7 Register (8-bit)
DP7 0xFFD2 Port 7 Direction Control Register
P8 0xFFD4 Port 8 Register (8-bit)
DP8 0xFFD6 Port 8 Direction Control Register
.ST10F269
; 8456.pdf
; MEMORY MAP
area DATA XRAM2 0xC000:0xE000
area DATA XRAM1 0xE000:0xE800
area DATA FSR_R_T_CLOCK 0xEC00:0xEC14
area DATA CAN2 0xEE00:0xEF00
area DATA CAN1 0xEF00:0xF000
area DATA E_SFR 0xF000:0xF200
area DATA IRAM 0xF600:0xFE00
area DATA SFR 0xFE00:0x10000
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMITRAP 0x0008 NMITRAP Non-Maskable Interrupt (Class A Hardware Traps)
entry STOTRAP 0x0010 STOTRAP Stack Overflow (Class A Hardware Traps)
entry STUTRAP 0x0018 STUTRAP Stack Underflow (Class A Hardware Traps)
entry BTRAP 0x0028 BTRAP Class B Hardware Traps
entry CC0INT 0x0040 CAPCOM Register 0
entry CC1INT 0x0044 CAPCOM Register 1
entry CC2INT 0x0048 CAPCOM Register 2
entry CC3INT 0x004C CAPCOM Register 3
entry CC4INT 0x0050 CAPCOM Register 4
entry CC5INT 0x0054 CAPCOM Register 5
entry CC6INT 0x0058 CAPCOM Register 6
entry CC7INT 0x005C CAPCOM Register 7
entry CC8INT 0x0060 CAPCOM Register 8
entry CC9INT 0x0064 CAPCOM Register 9
entry CC10INT 0x0068 CAPCOM Register 10
entry CC11INT 0x006C CAPCOM Register 11
entry CC12INT 0x0070 CAPCOM Register 12
entry CC13INT 0x0074 CAPCOM Register 13
entry CC14INT 0x0078 CAPCOM Register 14
entry CC15INT 0x007C CAPCOM Register 15
entry T0INT 0x0080 CAPCOM Timer 0
entry T1INT 0x0084 CAPCOM Timer 1
entry T2INT 0x0088 GPT1 Timer 2
entry T3INT 0x008C GPT1 Timer 3
entry T4INT 0x0090 GPT1 Timer 4
entry T5INT 0x0094 GPT2 Timer 5
entry T6INT 0x0098 GPT2 Timer 6
entry CRINT 0x009C GPT2 CAPREL Reg.
entry ADCINT 0x00A0 A/D Conversion Complete
entry ADEINT 0x00A4 A/D Overrun Error
entry S0TINT 0x00A8 ASC0 Transmit
entry S0RINT 0x00AC ASC0 Receive
entry S0EINT 0x00B0 ASC0 Error
entry SCTINT 0x00B4 SSC Transmit
entry SCRINT 0x00B8 SSC Receive
entry SCEINT 0x00BC SSC Error
entry CC16INT 0x00C0 CAPCOM Register 16
entry CC17INT 0x00C4 CAPCOM Register 17
entry CC18INT 0x00C8 CAPCOM Register 18
entry CC19INT 0x00CC CAPCOM Register 19
entry CC20INT 0x00D0 CAPCOM Register 20
entry CC21INT 0x00D4 CAPCOM Register 21
entry CC22INT 0x00D8 CAPCOM Register 22
entry CC23INT 0x00DC CAPCOM Register 23
entry CC24INT 0x00E0 CAPCOM Register 24
entry CC25INT 0x00E4 CAPCOM Register 25
entry CC26INT 0x00E8 CAPCOM Register 26
entry CC27INT 0x00EC CAPCOM Register 27
entry CC28INT 0x00F0 CAPCOM Register 28
entry T7INT 0x00F4 CAPCOM Timer 7
entry T8INT 0x00F8 CAPCOM Timer 8
entry PWMINT 0x00FC PWM Channel 0_3
entry XP0INT 0x0100 CAN1 Interface
entry XP1INT 0x0104 CAN2 Interface
entry XP2INT 0x0108 Flash Ready/Busy Flag
entry XP3INT 0x010C PLL Unlock
entry CC29INT 0x0110 CAPCOM Register 29
entry CC30INT 0x0114 CAPCOM Register 30
entry CC31INT 0x0118 CAPCOM Register 31
entry S0TBINT 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
RTCCON 0xEC00 RTC Control Register
RTCCON.RTCOFF 7 RTC Switch Off bit
RTCCON.RTCAEN 3 RTC Alarm Interrupt ENable
RTCCON.RTCAIR 2 RTC Alarm Interrupt Request flag (when the alarm is triggered)
RTCCON.RTCSEN 1 RTC Alarm Interrupt ENable
RTCCON.RTCSIR 0 RTC Switch Off bit
RTCPL 0xEC06 RTC Prescaler Register Low Byte
RTCPL.RTCPL15 15
RTCPL.RTCPL14 14
RTCPL.RTCPL13 13
RTCPL.RTCPL12 12
RTCPL.RTCPL11 11
RTCPL.RTCPL10 10
RTCPL.RTCPL9 9
RTCPL.RTCPL8 8
RTCPL.RTCPL7 7
RTCPL.RTCPL6 6
RTCPL.RTCPL5 5
RTCPL.RTCPL4 4
RTCPL.RTCPL3 3
RTCPL.RTCPL2 2
RTCPL.RTCPL1 1
RTCPL.RTCPL0 0
RTCPH 0xEC08 RTC Prescaler Register High Byte
RTCPH.RTCPH3 3
RTCPH.RTCPH2 2
RTCPH.RTCPH1 1
RTCPH.RTCPH0 0
RTCDL 0xEC0A RTC Divider Counter Low Byte
RTCDL.RTCDL15 15
RTCDL.RTCDL14 14
RTCDL.RTCDL13 13
RTCDL.RTCDL12 12
RTCDL.RTCDL11 11
RTCDL.RTCDL10 10
RTCDL.RTCDL9 9
RTCDL.RTCDL8 8
RTCDL.RTCDL7 7
RTCDL.RTCDL6 6
RTCDL.RTCDL5 5
RTCDL.RTCDL4 4
RTCDL.RTCDL3 3
RTCDL.RTCDL2 2
RTCDL.RTCDL1 1
RTCDL.RTCDL0 0
RTCDH 0xEC0C RTC Divider Counter High Byte
RTCDH.RTCDH3 3
RTCDH.RTCDH2 2
RTCDH.RTCDH1 1
RTCDH.RTCDH0 0
RTCL 0xEC0E RTC Programmable Counter Low Byte
RTCL.RTCL15 15
RTCL.RTCL14 14
RTCL.RTCL13 13
RTCL.RTCL12 12
RTCL.RTCL11 11
RTCL.RTCL10 10
RTCL.RTCL9 9
RTCL.RTCL8 8
RTCL.RTCL7 7
RTCL.RTCL6 6
RTCL.RTCL5 5
RTCL.RTCL4 4
RTCL.RTCL3 3
RTCL.RTCL2 2
RTCL.RTCL1 1
RTCL.RTCL0 0
RTCH 0xEC10 RTC Programmable Counter High Byte
RTCH.RTCH15 15
RTCH.RTCH14 14
RTCH.RTCH13 13
RTCH.RTCH12 12
RTCH.RTCH11 11
RTCH.RTCH10 10
RTCH.RTCH9 9
RTCH.RTCH8 8
RTCH.RTCH7 7
RTCH.RTCH6 6
RTCH.RTCH5 5
RTCH.RTCH4 4
RTCH.RTCH3 3
RTCH.RTCH2 2
RTCH.RTCH1 1
RTCH.RTCH0 0
RTCAL 0xEC12 RTC Alarm Register Low Byte
RTCAL.RTCAL15 15
RTCAL.RTCAL14 14
RTCAL.RTCAL13 13
RTCAL.RTCAL12 12
RTCAL.RTCAL11 11
RTCAL.RTCAL10 10
RTCAL.RTCAL9 9
RTCAL.RTCAL8 8
RTCAL.RTCAL7 7
RTCAL.RTCAL6 6
RTCAL.RTCAL5 5
RTCAL.RTCAL4 4
RTCAL.RTCAL3 3
RTCAL.RTCAL2 2
RTCAL.RTCAL1 1
RTCAL.RTCAL0 0
RTCAH 0xEC14 RTC Alarm Register High Byte
RTCAH.RTCAH15 15
RTCAH.RTCAH14 14
RTCAH.RTCAH13 13
RTCAH.RTCAH12 12
RTCAH.RTCAH11 11
RTCAH.RTCAH10 10
RTCAH.RTCAH9 9
RTCAH.RTCAH8 8
RTCAH.RTCAH7 7
RTCAH.RTCAH6 6
RTCAH.RTCAH5 5
RTCAH.RTCAH4 4
RTCAH.RTCAH3 3
RTCAH.RTCAH2 2
RTCAH.RTCAH1 1
RTCAH.RTCAH0 0
QX0 0xF000 MAC Unit Offset Register X0
QX0.QX0_15 15
QX0.QX0_14 14
QX0.QX0_13 13
QX0.QX0_12 12
QX0.QX0_11 11
QX0.QX0_10 10
QX0.QX0_9 9
QX0.QX0_8 8
QX0.QX0_7 7
QX0.QX0_6 6
QX0.QX0_5 5
QX0.QX0_4 4
QX0.QX0_3 3
QX0.QX0_2 2
QX0.QX0_1 1
QX1 0xF002 MAC Unit Offset Register X1
QX1.QX1_15 15
QX1.QX1_14 14
QX1.QX1_13 13
QX1.QX1_12 12
QX1.QX1_11 11
QX1.QX1_10 10
QX1.QX1_9 9
QX1.QX1_8 8
QX1.QX1_7 7
QX1.QX1_6 6
QX1.QX1_5 5
QX1.QX1_4 4
QX1.QX1_3 3
QX1.QX1_2 2
QX1.QX1_1 1
QR0 0xF004 MAC Unit Offset Register R0
QR0.QR0_15 15
QR0.QR0_14 14
QR0.QR0_13 13
QR0.QR0_12 12
QR0.QR0_11 11
QR0.QR0_10 10
QR0.QR0_9 9
QR0.QR0_8 8
QR0.QR0_7 7
QR0.QR0_6 6
QR0.QR0_5 5
QR0.QR0_4 4
QR0.QR0_3 3
QR0.QR0_2 2
QR0.QR0_1 1
QR1 0xF006 MAC Unit Offset Register R1
QR1.QR1_15 15
QR1.QR1_14 14
QR1.QR1_13 13
QR1.QR1_12 12
QR1.QR1_11 11
QR1.QR1_10 10
QR1.QR1_9 9
QR1.QR1_8 8
QR1.QR1_7 7
QR1.QR1_6 6
QR1.QR1_5 5
QR1.QR1_4 4
QR1.QR1_3 3
QR1.QR1_2 2
QR1.QR1_1 1
XPERCON 0xF024 XPER Configuration Register
XPERCON.RTCEN 4 RTC Enable bit
XPERCON.XRAM2EN 3 XRAM2 Enable bit
XPERCON.XRAM1EN 2 XRAM1 Enable bit
XPERCON.CAN2EN 1 CAN2 Enable bit
XPERCON.CAN1EN 0 CAN1 Enable bit
PT0 0xF030 PWM Module Up/Down Counter 0
PT1 0xF032 PWM Module Up/Down Counter 1
PT2 0xF034 PWM Module Up/Down Counter 2
PT3 0xF036 PWM Module Up/Down Counter 3
PP0 0xF038 PWM Module Period Register 0
PP1 0xF03A PWM Module Period Register 1
PP2 0xF03C PWM Module Period Register 2
PP3 0xF03E PWM Module Period Register 3
T7 0xF050 CAPCOM Timer 7 Register
T8 0xF052 CAPCOM Timer 8 Register
T7REL 0xF054 CAPCOM Timer 7 Reload Register
T8REL 0xF056 CAPCOM Timer 8 Reload Register
IDPROG 0xF078 Programming Voltage Identifier Register
IDPROG.PROGVPP15 15 Programming VPP Voltage bit 15
IDPROG.PROGVPP14 14 Programming VPP Voltage bit 14
IDPROG.PROGVPP13 13 Programming VPP Voltage bit 13
IDPROG.PROGVPP12 12 Programming VPP Voltage bit 12
IDPROG.PROGVPP11 11 Programming VPP Voltage bit 11
IDPROG.PROGVPP10 10 Programming VPP Voltage bit 10
IDPROG.PROGVPP9 9 Programming VPP Voltage bit 9
IDPROG.PROGVPP8 8 Programming VPP Voltage bit 8
IDPROG.PROGVDD7 7 Programming VDD Voltage bit 7
IDPROG.PROGVDD6 6 Programming VDD Voltage bit 6
IDPROG.PROGVDD5 5 Programming VDD Voltage bit 5
IDPROG.PROGVDD4 4 Programming VDD Voltage bit 4
IDPROG.PROGVDD3 3 Programming VDD Voltage bit 3
IDPROG.PROGVDD2 2 Programming VDD Voltage bit 2
IDPROG.PROGVDD1 1 Programming VDD Voltage bit 1
IDPROG.PROGVDD0 0 Programming VDD Voltage bit 0
IDMEM 0xF07A On-chip Memory Identifier Register
IDMEM.MEMTYP15 15 Internal Memory Type bit 15
IDMEM.MEMTYP14 14 Internal Memory Type bit 14
IDMEM.MEMTYP13 13 Internal Memory Type bit 13
IDMEM.MEMTYP12 12 Internal Memory Type bit 12
IDMEM.MEMSIZE11 11 Internal Memory Size bit 11
IDMEM.MEMSIZE10 10 Internal Memory Size bit 10
IDMEM.MEMSIZE9 9 Internal Memory Size bit 9
IDMEM.MEMSIZE8 8 Internal Memory Size bit 8
IDMEM.MEMSIZE7 7 Internal Memory Size bit 7
IDMEM.MEMSIZE6 6 Internal Memory Size bit 6
IDMEM.MEMSIZE5 5 Internal Memory Size bit 5
IDMEM.MEMSIZE4 4 Internal Memory Size bit 4
IDMEM.MEMSIZE3 3 Internal Memory Size bit 3
IDMEM.MEMSIZE2 2 Internal Memory Size bit 2
IDMEM.MEMSIZE1 1 Internal Memory Size bit 1
IDMEM.MEMSIZE0 0 Internal Memory Size bit 0
IDCHIP 0xF07C Device Identifier Register (n is the device revision)
IDCHIP.IDCHIP15 15 Device Identifier bit 15
IDCHIP.IDCHIP14 14 Device Identifier bit 14
IDCHIP.IDCHIP13 13 Device Identifier bit 13
IDCHIP.IDCHIP12 12 Device Identifier bit 12
IDCHIP.IDCHIP11 11 Device Identifier bit 11
IDCHIP.IDCHIP10 10 Device Identifier bit 10
IDCHIP.IDCHIP9 9 Device Identifier bit 9
IDCHIP.IDCHIP8 8 Device Identifier bit 8
IDCHIP.IDCHIP7 7 Device Identifier bit 7
IDCHIP.IDCHIP6 6 Device Identifier bit 6
IDCHIP.IDCHIP5 5 Device Identifier bit 5
IDCHIP.IDCHIP4 4 Device Identifier bit 4
IDCHIP.REVID3 3 Device Revision Identifier bit 3
IDCHIP.REVID2 2 Device Revision Identifier bit 2
IDCHIP.REVID1 1 Device Revision Identifier bit 1
IDCHIP.REVID0 0 Device Revision Identifier bit 0
IDMANUF 0xF07E Manufacturer Identifier Register
IDMANUF.MANUF15 15 Manufacturer Identifier bit 15
IDMANUF.MANUF14 14 Manufacturer Identifier bit 14
IDMANUF.MANUF13 13 Manufacturer Identifier bit 13
IDMANUF.MANUF12 12 Manufacturer Identifier bit 12
IDMANUF.MANUF11 11 Manufacturer Identifier bit 11
IDMANUF.MANUF10 10 Manufacturer Identifier bit 10
IDMANUF.MANUF9 9 Manufacturer Identifier bit 9
IDMANUF.MANUF8 8 Manufacturer Identifier bit 8
IDMANUF.MANUF7 7 Manufacturer Identifier bit 7
IDMANUF.MANUF6 6 Manufacturer Identifier bit 6
IDMANUF.MANUF5 5 Manufacturer Identifier bit 5
POCON0L 0xF080 PORT0 Low Outpout Control Register (8-bit)
POCON0L.PN1DC7 7 Port Nibble 0 Driver Characteristic (output current) bit 7
POCON0L.PN1DC6 6 Port Nibble 0 Driver Characteristic (output current) bit 6
POCON0L.PN1EC5 5 Port Nibble 0 Edge Characteristic (rise/fall time) bit 5
POCON0L.PN1EC4 4 Port Nibble 0 Edge Characteristic (rise/fall time) bit 4
POCON0L.PN0DC3 3 Port Nibble 0 Driver Characteristic (output current) bit 3
POCON0L.PN0DC2 2 Port Nibble 0 Driver Characteristic (output current) bit 2
POCON0L.PN0EC1 1 Port Nibble 0 Edge Characteristic (rise/fall time) bit 1
POCON0L.PN0EC0 0 Port Nibble 0 Edge Characteristic (rise/fall time) bit 0
POCON0H 0xF082 PORT0 High Output Control Register (8-bit)
POCON0H.PN1DC7 7 Port Nibble 0 Driver Characteristic (output current) bit 7
POCON0H.PN1DC6 6 Port Nibble 0 Driver Characteristic (output current) bit 6
POCON0H.PN1EC5 5 Port Nibble 0 Edge Characteristic (rise/fall time) bit 5
POCON0H.PN1EC4 4 Port Nibble 0 Edge Characteristic (rise/fall time) bit 4
POCON0H.PN0DC3 3 Port Nibble 0 Driver Characteristic (output current) bit 3
POCON0H.PN0DC2 2 Port Nibble 0 Driver Characteristic (output current) bit 2
POCON0H.PN0EC1 1 Port Nibble 0 Edge Characteristic (rise/fall time) bit 1
POCON0H.PN0EC0 0 Port Nibble 0 Edge Characteristic (rise/fall time) bit 0
POCON1L 0xF084 PORT1 Low Output Control Register (8-bit)
POCON1L.PN1DC7 7 Port Nibble 1 Driver Characteristic (output current) bit 7
POCON1L.PN1DC6 6 Port Nibble 1 Driver Characteristic (output current) bit 6
POCON1L.PN1EC5 5 Port Nibble 1 Edge Characteristic (rise/fall time) bit 5
POCON1L.PN1EC4 4 Port Nibble 1 Edge Characteristic (rise/fall time) bit 4
POCON1L.PN0DC3 3 Port Nibble 1 Driver Characteristic (output current) bit 3
POCON1L.PN0DC2 2 Port Nibble 1 Driver Characteristic (output current) bit 2
POCON1L.PN0EC1 1 Port Nibble 1 Edge Characteristic (rise/fall time) bit 1
POCON1L.PN0EC0 0 Port Nibble 1 Edge Characteristic (rise/fall time) bit 0
POCON1H 0xF086 PORT1 High Output Control Register (8-bit)
POCON1H.PN1DC7 7 Port Nibble 1 Driver Characteristic (output current) bit 7
POCON1H.PN1DC6 6 Port Nibble 1 Driver Characteristic (output current) bit 6
POCON1H.PN1EC5 5 Port Nibble 1 Edge Characteristic (rise/fall time) bit 5
POCON1H.PN1EC4 4 Port Nibble 1 Edge Characteristic (rise/fall time) bit 4
POCON1H.PN0DC3 3 Port Nibble 1 Driver Characteristic (output current) bit 3
POCON1H.PN0DC2 2 Port Nibble 1 Driver Characteristic (output current) bit 2
POCON1H.PN0EC1 1 Port Nibble 1 Edge Characteristic (rise/fall time) bit 1
POCON1H.PN0EC0 0 Port Nibble 1 Edge Characteristic (rise/fall time) bit 0
POCON2 0xF088 Port2 Output Control Register
POCON2.PN3DC15 15 Port Nibble 2 Driver Characteristic (output current) bit 15
POCON2.PN3DC14 14 Port Nibble 2 Driver Characteristic (output current) bit 14
POCON2.PN3EC13 13 Port Nibble 2 Edge Characteristic (rise/fall time) bit 13
POCON2.PN3EC12 12 Port Nibble 2 Edge Characteristic (rise/fall time) bit 12
POCON2.PN2DC11 11 Port Nibble 2 Driver Characteristic (output current) bit 11
POCON2.PN2DC10 10 Port Nibble 2 Driver Characteristic (output current) bit 10
POCON2.PN2EC9 9 Port Nibble 2 Edge Characteristic (rise/fall time) bit 9
POCON2.PN2EC8 8 Port Nibble 2 Edge Characteristic (rise/fall time) bit 8
POCON2.PN1DC7 7 Port Nibble 2 Driver Characteristic (output current) bit 7
POCON2.PN1DC6 6 Port Nibble 2 Driver Characteristic (output current) bit 6
POCON2.PN1EC5 5 Port Nibble 2 Edge Characteristic (rise/fall time) bit 5
POCON2.PN1EC4 4 Port Nibble 2 Edge Characteristic (rise/fall time) bit 4
POCON2.PN0DC3 3 Port Nibble 2 Driver Characteristic (output current) bit 3
POCON2.PN0DC2 2 Port Nibble 2 Driver Characteristic (output current) bit 2
POCON2.PN0EC1 1 Port Nibble 2 Edge Characteristic (rise/fall time) bit 1
POCON2.PN0EC0 0 Port Nibble 2 Edge Characteristic (rise/fall time) bit 0
POCON3 0xF08A Port3 Output Control Register
POCON3.PN3DC15 15 Port Nibble 3 Driver Characteristic (output current) bit 15
POCON3.PN3DC14 14 Port Nibble 3 Driver Characteristic (output current) bit 14
POCON3.PN3EC13 13 Port Nibble 3 Edge Characteristic (rise/fall time) bit 13
POCON3.PN3EC12 12 Port Nibble 3 Edge Characteristic (rise/fall time) bit 12
POCON3.PN2DC11 11 Port Nibble 3 Driver Characteristic (output current) bit 11
POCON3.PN2DC10 10 Port Nibble 3 Driver Characteristic (output current) bit 10
POCON3.PN2EC9 9 Port Nibble 3 Edge Characteristic (rise/fall time) bit 9
POCON3.PN2EC8 8 Port Nibble 3 Edge Characteristic (rise/fall time) bit 8
POCON3.PN1DC7 7 Port Nibble 3 Driver Characteristic (output current) bit 7
POCON3.PN1DC6 6 Port Nibble 3 Driver Characteristic (output current) bit 6
POCON3.PN1EC5 5 Port Nibble 3 Edge Characteristic (rise/fall time) bit 5
POCON3.PN1EC4 4 Port Nibble 3 Edge Characteristic (rise/fall time) bit 4
POCON3.PN0DC3 3 Port Nibble 3 Driver Characteristic (output current) bit 3
POCON3.PN0DC2 2 Port Nibble 3 Driver Characteristic (output current) bit 2
POCON3.PN0EC1 1 Port Nibble 3 Edge Characteristic (rise/fall time) bit 1
POCON3.PN0EC0 0 Port Nibble 3 Edge Characteristic (rise/fall time) bit 0
POCON4 0xF08C Port4 Output Control Register (8-bit)
POCON4.PN1DC7 7 Port Nibble 4 Driver Characteristic (output current) bit 7
POCON4.PN1DC6 6 Port Nibble 4 Driver Characteristic (output current) bit 6
POCON4.PN1EC5 5 Port Nibble 4 Edge Characteristic (rise/fall time) bit 5
POCON4.PN1EC4 4 Port Nibble 4 Edge Characteristic (rise/fall time) bit 4
POCON4.PN0DC3 3 Port Nibble 4 Driver Characteristic (output current) bit 3
POCON4.PN0DC2 2 Port Nibble 4 Driver Characteristic (output current) bit 2
POCON4.PN0EC1 1 Port Nibble 4 Edge Characteristic (rise/fall time) bit 1
POCON4.PN0EC0 0 Port Nibble 4 Edge Characteristic (rise/fall time) bit 0
POCON6 0xF08E Port6 Output Control Register (8-bit)
POCON6.PN1DC7 7 Port Nibble 6 Driver Characteristic (output current) bit 7
POCON6.PN1DC6 6 Port Nibble 6 Driver Characteristic (output current) bit 6
POCON6.PN1EC5 5 Port Nibble 6 Edge Characteristic (rise/fall time) bit 5
POCON6.PN1EC4 4 Port Nibble 6 Edge Characteristic (rise/fall time) bit 4
POCON6.PN0DC3 3 Port Nibble 6 Driver Characteristic (output current) bit 3
POCON6.PN0DC2 2 Port Nibble 6 Driver Characteristic (output current) bit 2
POCON6.PN0EC1 1 Port Nibble 6 Edge Characteristic (rise/fall time) bit 1
POCON6.PN0EC0 0 Port Nibble 6 Edge Characteristic (rise/fall time) bit 0
POCON7 0xF090 Port7 Output Control Register (8-bit)
POCON7.PN1DC7 7 Port Nibble 7 Driver Characteristic (output current) bit 7
POCON7.PN1DC6 6 Port Nibble 7 Driver Characteristic (output current) bit 6
POCON7.PN1EC5 5 Port Nibble 7 Edge Characteristic (rise/fall time) bit 5
POCON7.PN1EC4 4 Port Nibble 7 Edge Characteristic (rise/fall time) bit 4
POCON7.PN0DC3 3 Port Nibble 7 Driver Characteristic (output current) bit 3
POCON7.PN0DC2 2 Port Nibble 7 Driver Characteristic (output current) bit 2
POCON7.PN0EC1 1 Port Nibble 7 Edge Characteristic (rise/fall time) bit 1
POCON7.PN0EC0 0 Port Nibble 7 Edge Characteristic (rise/fall time) bit 0
POCON8 0xF092 Port8 Output Control Register (8-bit)
POCON8.PN1DC7 7 Port Nibble 8 Driver Characteristic (output current) bit 7
POCON8.PN1DC6 6 Port Nibble 8 Driver Characteristic (output current) bit 6
POCON8.PN1EC5 5 Port Nibble 8 Edge Characteristic (rise/fall time) bit 5
POCON8.PN1EC4 4 Port Nibble 8 Edge Characteristic (rise/fall time) bit 4
POCON8.PN0DC3 3 Port Nibble 8 Driver Characteristic (output current) bit 3
POCON8.PN0DC2 2 Port Nibble 8 Driver Characteristic (output current) bit 2
POCON8.PN0EC1 1 Port Nibble 8 Edge Characteristic (rise/fall time) bit 1
POCON8.PN0EC0 0 Port Nibble 8 Edge Characteristic (rise/fall time) bit 0
ADDAT2 0xF0A0 A/D Converter 2 Result Register
ADDAT2.CHNR15 15 Channel Number bit 15
ADDAT2.CHNR14 14 Channel Number bit 14
ADDAT2.CHNR13 13 Channel Number bit 13
ADDAT2.CHNR12 12 Channel Number bit 12
ADDAT2.ADRES9 9 A/D Conversion Result bit 9
ADDAT2.ADRES8 8 A/D Conversion Result bit 8
ADDAT2.ADRES7 7 A/D Conversion Result bit 7
ADDAT2.ADRES6 6 A/D Conversion Result bit 6
ADDAT2.ADRES5 5 A/D Conversion Result bit 5
ADDAT2.ADRES4 4 A/D Conversion Result bit 4
ADDAT2.ADRES3 3 A/D Conversion Result bit 3
ADDAT2.ADRES2 2 A/D Conversion Result bit 2
ADDAT2.ADRES1 1 A/D Conversion Result bit 1
ADDAT2.ADRES0 0 A/D Conversion Result bit 0
POCON20 0xF0AA ALE, RD, WR Output Control Register (8-bit)
POCON20.PN1DC7 7 Port Nibble 20 Driver Characteristic (output current) bit 7
POCON20.PN1DC6 6 Port Nibble 20 Driver Characteristic (output current) bit 6
POCON20.PN1EC5 5 Port Nibble 20 Edge Characteristic (rise/fall time) bit 5
POCON20.PN1EC4 4 Port Nibble 20 Edge Characteristic (rise/fall time) bit 4
POCON20.PN0DC3 3 Port Nibble 20 Driver Characteristic (output current) bit 3
POCON20.PN0DC2 2 Port Nibble 20 Driver Characteristic (output current) bit 2
POCON20.PN0EC1 1 Port Nibble 20 Edge Characteristic (rise/fall time) bit 1
POCON20.PN0EC0 0 Port Nibble 20 Edge Characteristic (rise/fall time) bit 0
SSCTB 0xF0B0 SSC Transmit Buffer (write only)
SSCRB 0xF0B2 SSC Receive Buffer (read only)
SSCBR 0xF0B4 SSC Baud rate Register
SSCBR.Baud_Rate15 15
SSCBR.Baud_Rate14 14
SSCBR.Baud_Rate13 13
SSCBR.Baud_Rate12 12
SSCBR.Baud_Rate11 11
SSCBR.Baud_Rate10 10
SSCBR.Baud_Rate9 9
SSCBR.Baud_Rate8 8
SSCBR.Baud_Rate7 7
SSCBR.Baud_Rate6 6
SSCBR.Baud_Rate5 5
SSCBR.Baud_Rate4 4
SSCBR.Baud_Rate3 3
SSCBR.Baud_Rate2 2
SSCBR.Baud_Rate1 1
SSCBR.Baud_Rate0 0
DP0L 0xF100 P0L Direction Control Register
DP0L.DP0L7 7 Port direction register DP0L bit 7
DP0L.DP0L6 6 Port direction register DP0L bit 6
DP0L.DP0L5 5 Port direction register DP0L bit 5
DP0L.DP0L4 4 Port direction register DP0L bit 4
DP0L.DP0L3 3 Port direction register DP0L bit 3
DP0L.DP0L2 2 Port direction register DP0L bit 2
DP0L.DP0L1 1 Port direction register DP0L bit 1
DP0L.DP0L0 0 Port direction register DP0L bit 0
DP0H 0xF102 P0H Direction Control Register
DP0H.DP0H7 7 Port direction register DP0H bit 7
DP0H.DP0H6 6 Port direction register DP0H bit 6
DP0H.DP0H5 5 Port direction register DP0H bit 5
DP0H.DP0H4 4 Port direction register DP0H bit 4
DP0H.DP0H3 3 Port direction register DP0H bit 3
DP0H.DP0H2 2 Port direction register DP0H bit 2
DP0H.DP0H1 1 Port direction register DP0H bit 1
DP0H.DP0H0 0 Port direction register DP0H bit 0
DP1L 0xF104 P1L Direction Control Register
DP1L.DP1L7 7 Port direction register DP1L bit 7
DP1L.DP1L6 6 Port direction register DP1L bit 6
DP1L.DP1L5 5 Port direction register DP1L bit 5
DP1L.DP1L4 4 Port direction register DP1L bit 4
DP1L.DP1L3 3 Port direction register DP1L bit 3
DP1L.DP1L2 2 Port direction register DP1L bit 2
DP1L.DP1L1 1 Port direction register DP1L bit 1
DP1L.DP1L0 0 Port direction register DP1L bit 0
DP1H 0xF106 P1H Direction Control Register
DP1H.DP1H7 7 Port direction register DP1H bit 7
DP1H.DP1H6 6 Port direction register DP1H bit 6
DP1H.DP1H5 5 Port direction register DP1H bit 5
DP1H.DP1H4 4 Port direction register DP1H bit 4
DP1H.DP1H3 3 Port direction register DP1H bit 3
DP1H.DP1H2 2 Port direction register DP1H bit 2
DP1H.DP1H1 1 Port direction register DP1H bit 1
DP1H.DP1H0 0 Port direction register DP1H bit 0
RP0H 0xF108 System Start-up Configuration Register (Read only)
RP0H.CLKCFG7 7 P0H.7-5 CPU Frequency bit 7
RP0H.CLKCFG6 6 P0H.7-5 CPU Frequency bit 6
RP0H.CLKCFG5 5 P0H.7-5 CPU Frequency bit 5
RP0H.SALSEL4 4 Segment Address Line Selection bit 4
RP0H.SALSEL3 3 Segment Address Line Selection bit 3
RP0H.CSSEL2 2 Chip Select Line Selection bit 2
RP0H.CSSEL1 1 Chip Select Line Selection bit 1
RP0H.WRC 0 Write Configuration Control
CC16IC 0xF160 CAPCOM Register 16 Interrupt Control Register
CC16IC.CC16IR 7
CC16IC.CC16IE 6
CC16IC.ILVL5 5
CC16IC.ILVL4 4
CC16IC.ILVL3 3
CC16IC.ILVL2 2
CC16IC.GLVL1 1
CC16IC.GLVL0 0
CC17IC 0xF162 CAPCOM Register 17 Interrupt Control Register
CC17IC.CC17IR 7
CC17IC.CC17IE 6
CC17IC.ILVL5 5
CC17IC.ILVL4 4
CC17IC.ILVL3 3
CC17IC.ILVL2 2
CC17IC.GLVL1 1
CC17IC.GLVL0 0
CC18IC 0xF164 CAPCOM Register 18 Interrupt Control Register
CC18IC.CC18IR 7
CC18IC.CC18IE 6
CC18IC.ILVL5 5
CC18IC.ILVL4 4
CC18IC.ILVL3 3
CC18IC.ILVL2 2
CC18IC.GLVL1 1
CC18IC.GLVL0 0
CC19IC 0xF166 CAPCOM Register 19 Interrupt Control Register
CC19IC.CC19IR 7
CC19IC.CC19IE 6
CC19IC.ILVL5 5
CC19IC.ILVL4 4
CC19IC.ILVL3 3
CC19IC.ILVL2 2
CC19IC.GLVL1 1
CC19IC.GLVL0 0
CC20IC 0xF168 CAPCOM Register 20 Interrupt Control Register
CC20IC.CC20IR 7
CC20IC.CC20IE 6
CC20IC.ILVL5 5
CC20IC.ILVL4 4
CC20IC.ILVL3 3
CC20IC.ILVL2 2
CC20IC.GLVL1 1
CC20IC.GLVL0 0
CC21IC 0xF16A CAPCOM Register 21 Interrupt Control Register
CC21IC.CC21IR 7
CC21IC.CC21IE 6
CC21IC.ILVL5 5
CC21IC.ILVL4 4
CC21IC.ILVL3 3
CC21IC.ILVL2 2
CC21IC.GLVL1 1
CC21IC.GLVL0 0
CC22IC 0xF16C CAPCOM Register 22 Interrupt Control Register
CC22IC.CC22IR 7
CC22IC.CC22IE 6
CC22IC.ILVL5 5
CC22IC.ILVL4 4
CC22IC.ILVL3 3
CC22IC.ILVL2 2
CC22IC.GLVL1 1
CC22IC.GLVL0 0
CC23IC 0xF16E CAPCOM Register 23 Interrupt Control Register
CC23IC.CC23IR 7
CC23IC.CC23IE 6
CC23IC.ILVL5 5
CC23IC.ILVL4 4
CC23IC.ILVL3 3
CC23IC.ILVL2 2
CC23IC.GLVL1 1
CC23IC.GLVL0 0
CC24IC 0xF170 CAPCOM Register 24 Interrupt Control Register
CC24IC.CC24IR 7
CC24IC.CC24IE 6
CC24IC.ILVL5 5
CC24IC.ILVL4 4
CC24IC.ILVL3 3
CC24IC.ILVL2 2
CC24IC.GLVL1 1
CC24IC.GLVL0 0
CC25IC 0xF172 CAPCOM Register 25 Interrupt Control Register
CC25IC.CC25IR 7
CC25IC.CC25IE 6
CC25IC.ILVL5 5
CC25IC.ILVL4 4
CC25IC.ILVL3 3
CC25IC.ILVL2 2
CC25IC.GLVL1 1
CC25IC.GLVL0 0
CC26IC 0xF174 CAPCOM Register 26 Interrupt Control Register
CC26IC.CC26IR 7
CC26IC.CC26IE 6
CC26IC.ILVL5 5
CC26IC.ILVL4 4
CC26IC.ILVL3 3
CC26IC.ILVL2 2
CC26IC.GLVL1 1
CC26IC.GLVL0 0
CC27IC 0xF176 CAPCOM Register 27 Interrupt Control Register
CC27IC.CC27IR 7
CC27IC.CC27IE 6
CC27IC.ILVL5 5
CC27IC.ILVL4 4
CC27IC.ILVL3 3
CC27IC.ILVL2 2
CC27IC.GLVL1 1
CC27IC.GLVL0 0
CC28IC 0xF178 CAPCOM Register 28 Interrupt Control Register
CC28IC.CC28IR 7
CC28IC.CC28IE 6
CC28IC.ILVL5 5
CC28IC.ILVL4 4
CC28IC.ILVL3 3
CC28IC.ILVL2 2
CC28IC.GLVL1 1
CC28IC.GLVL0 0
T7IC 0xF17A CAPCOM Timer 7 Interrupt Control Register
T7IC.T7IR 7
T7IC.T7IE 6
T7IC.ILVL5 5
T7IC.ILVL4 4
T7IC.ILVL3 3
T7IC.ILVL2 2
T7IC.GLVL1 1
T7IC.GLVL0 0
T8IC 0xF17C CAPCOM Timer 8 Interrupt Control Register
T8IC.T8IR 7
T8IC.T8IE 6
T8IC.ILVL5 5
T8IC.ILVL4 4
T8IC.ILVL3 3
T8IC.ILVL2 2
T8IC.GLVL1 1
T8IC.GLVL0 0
PWMIC 0xF17E PWM Module Interrupt Control Register
PWMIC.PWMIR 7
PWMIC.PWMIE 6
PWMIC.ILVL5 5
PWMIC.ILVL4 4
PWMIC.ILVL3 3
PWMIC.ILVL2 2
PWMIC.GLVL1 1
PWMIC.GLVL0 0
CC29IC 0xF184 CAPCOM Register 29 Interrupt Control Register
CC29IC.CC29IR 7
CC29IC.CC29IE 6
CC29IC.ILVL5 5
CC29IC.ILVL4 4
CC29IC.ILVL3 3
CC29IC.ILVL2 2
CC29IC.GLVL1 1
CC29IC.GLVL0 0
XP0IC 0xF186 CAN Module Interrupt Control Register
XP0IC.X0IR 7 Interrupt Request Flag
XP0IC.X1IE 6 Interrupt Enable Control bit
XP0IC.ILVL5 5 Interrupt Priority Level bit 5
XP0IC.ILVL4 4 Interrupt Priority Level bit 4
XP0IC.ILVL3 3 Interrupt Priority Level bit 3
XP0IC.ILVL2 2 Interrupt Priority Level bit 2
XP0IC.GLVL1 1 Group Level bit 1
XP0IC.GLVL0 0 Group Level bit 0
CC30IC 0xF18C CAPCOM Register 30 Interrupt Control Register
CC30IC.CC30IR 7
CC30IC.CC30IE 6
CC30IC.ILVL5 5
CC30IC.ILVL4 4
CC30IC.ILVL3 3
CC30IC.ILVL2 2
CC30IC.GLVL1 1
CC30IC.GLVL0 0
XP1IC 0xF18E X-Peripheral 1 Interrupt Control Register
XP1IC.X1IR 7 Interrupt Request Flag
XP1IC.X1IE 6 Interrupt Enable Control bit
XP1IC.ILVL5 5 Interrupt Priority Level bit 5
XP1IC.ILVL4 4 Interrupt Priority Level bit 4
XP1IC.ILVL3 3 Interrupt Priority Level bit 3
XP1IC.ILVL2 2 Interrupt Priority Level bit 2
XP1IC.GLVL1 1 Group Level bit 1
XP1IC.GLVL0 0 Group Level bit 0
CC31IC 0xF194 CAPCOM Register 31 Interrupt Control Register
CC31IC.CC31IR 7
CC31IC.CC31IE 6
CC31IC.ILVL5 5
CC31IC.ILVL4 4
CC31IC.ILVL3 3
CC31IC.ILVL2 2
CC31IC.GLVL1 1
CC31IC.GLVL0 0
XP2IC 0xF196 X-Peripheral 2 Interrupt Control Register
S0TBIC 0xF19C Serial Channel 0 Transmit Buffer Interrupt Control Register
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
S0TBIC.ILVL5 5
S0TBIC.ILVL4 4
S0TBIC.ILVL3 3
S0TBIC.ILVL2 2
S0TBIC.GLVL1 1
S0TBIC.GLVL0 0
XP3IC 0xF19E PLL unlock Interrupt Control Register
EXICON 0xF1C0 External Interrupt Control Register
EXICON.EXI7ES15 15 External Interrupt 15 Edge Selection Field
EXICON.EXI7ES14 14 External Interrupt 14 Edge Selection Field
EXICON.EXI6ES13 13 External Interrupt 13 Edge Selection Field
EXICON.EXI6ES12 12 External Interrupt 12 Edge Selection Field
EXICON.EXI5ES11 11 External Interrupt 11 Edge Selection Field
EXICON.EXI5ES10 10 External Interrupt 10 Edge Selection Field
EXICON.EXI4ES9 9 External Interrupt 9 Edge Selection Field
EXICON.EXI4ES8 8 External Interrupt 8 Edge Selection Field
EXICON.EXI3ES7 7 External Interrupt 7 Edge Selection Field
EXICON.EXI3ES6 6 External Interrupt 6 Edge Selection Field
EXICON.EXI2ES5 5 External Interrupt 5 Edge Selection Field
EXICON.EXI2ES4 4 External Interrupt 4 Edge Selection Field
EXICON.EXI1ES3 3 External Interrupt 3 Edge Selection Field
EXICON.EXI1ES2 2 External Interrupt 2 Edge Selection Field
EXICON.EXI0ES1 1 External Interrupt 1 Edge Selection Field
EXICON.EXI0ES0 0 External Interrupt 0 Edge Selection Field
ODP2 0xF1C2 Port2 Open Drain Control Register
ODP2.ODP2_15 15 Port2 Open Drain control register bit 15
ODP2.ODP2_14 14 Port2 Open Drain control register bit 14
ODP2.ODP2_13 13 Port2 Open Drain control register bit 13
ODP2.ODP2_12 12 Port2 Open Drain control register bit 12
ODP2.ODP2_11 11 Port2 Open Drain control register bit 11
ODP2.ODP2_10 10 Port2 Open Drain control register bit 10
ODP2.ODP2_9 9 Port2 Open Drain control register bit 9
ODP2.ODP2_8 8 Port2 Open Drain control register bit 8
ODP2.ODP2_7 7 Port2 Open Drain control register bit 7
ODP2.ODP2_6 6 Port2 Open Drain control register bit 6
ODP2.ODP2_5 5 Port2 Open Drain control register bit 5
ODP2.ODP2_4 4 Port2 Open Drain control register bit 4
ODP2.ODP2_3 3 Port2 Open Drain control register bit 3
ODP2.ODP2_2 2 Port2 Open Drain control register bit 2
ODP2.ODP2_1 1 Port2 Open Drain control register bit 1
ODP2.ODP2_0 0 Port2 Open Drain control register bit 0
PICON 0xF1C4 Port Input Threshold Control Register
PICON.P8LIN 7 Port 8 Low Byte Input Level Selection
PICON.P7LIN 6 Port 7 Low Byte Input Level Selection
PICON.P4LIN 4 Port 4 Low Byte Input Level Selection
PICON.P3HIN 3 Port 3 High Byte Input Level Selection
PICON.P3LIN 2 Port 3 Low Byte Input Level Selection
PICON.P2HIN 1 Port 2 High Byte Input Level Selection
PICON.P2LIN 0 Port 2 Low Byte Input Level Selection
ODP3 0xF1C6 Port3 Open Drain Control Register
ODP3.ODP3_13 13 Port3 Open Drain control register bit 13
ODP3.ODP3_11 11 Port3 Open Drain control register bit 11
ODP3.ODP3_10 10 Port3 Open Drain control register bit 10
ODP3.ODP3_9 9 Port3 Open Drain control register bit 9
ODP3.ODP3_8 8 Port3 Open Drain control register bit 8
ODP3.ODP3_7 7 Port3 Open Drain control register bit 7
ODP3.ODP3_6 6 Port3 Open Drain control register bit 6
ODP3.ODP3_5 5 Port3 Open Drain control register bit 5
ODP3.ODP3_4 4 Port3 Open Drain control register bit 4
ODP3.ODP3_3 3 Port3 Open Drain control register bit 3
ODP3.ODP3_2 2 Port3 Open Drain control register bit 2
ODP3.ODP3_1 1 Port3 Open Drain control register bit 1
ODP3.ODP3_0 0 Port3 Open Drain control register bit 0
ODP4 0xF1CA Port4 Open Drain Control Register
ODP4.ODP4_7 7 Port4 Open Drain control register bit 7
ODP4.ODP4_6 6 Port4 Open Drain control register bit 6
ODP6 0xF1CE Port6 Open Drain Control Register
ODP6.ODP6_7 7 Port6 Open Drain control register bit 7
ODP6.ODP6_6 6 Port6 Open Drain control register bit 6
ODP6.ODP6_5 5 Port6 Open Drain control register bit 5
ODP6.ODP6_4 4 Port6 Open Drain control register bit 4
ODP6.ODP6_3 3 Port6 Open Drain control register bit 3
ODP6.ODP6_2 2 Port6 Open Drain control register bit 2
ODP6.ODP6_1 1 Port6 Open Drain control register bit 1
ODP6.ODP6_0 0 Port6 Open Drain control register bit 0
ODP7 0xF1D2 Port7 Open Drain Control Register
ODP7.ODP7_7 7 Port7 Open Drain control register bit 7
ODP7.ODP7_6 6 Port7 Open Drain control register bit 6
ODP7.ODP7_5 5 Port7 Open Drain control register bit 5
ODP7.ODP7_4 4 Port7 Open Drain control register bit 4
ODP7.ODP7_3 3 Port7 Open Drain control register bit 3
ODP7.ODP7_2 2 Port7 Open Drain control register bit 2
ODP7.ODP7_1 1 Port7 Open Drain control register bit 1
ODP7.ODP7_0 0 Port7 Open Drain control register bit 0
ODP8 0xF1D6 Port8 Open Drain Control Register
ODP8.ODP8_7 7 Port8 Open Drain control register bit 7
ODP8.ODP8_6 6 Port8 Open Drain control register bit 6
ODP8.ODP8_5 5 Port8 Open Drain control register bit 5
ODP8.ODP8_4 4 Port8 Open Drain control register bit 4
ODP8.ODP8_3 3 Port8 Open Drain control register bit 3
ODP8.ODP8_2 2 Port8 Open Drain control register bit 2
ODP8.ODP8_1 1 Port8 Open Drain control register bit 1
ODP8.ODP8_0 0 Port8 Open Drain control register bit 0
EXISEL 0xF1DA External Interrupt Source Selection Register
EXISEL.EXI7SS15 15 External Interrupt 7 Source Selection bit 15
EXISEL.EXI7SS14 14 External Interrupt 7 Source Selection bit 14
EXISEL.EXI6SS13 13 External Interrupt 6 Source Selection bit 13
EXISEL.EXI6SS12 12 External Interrupt 6 Source Selection bit 12
EXISEL.EXI5SS11 11 External Interrupt 5 Source Selection bit 11
EXISEL.EXI5SS10 10 External Interrupt 5 Source Selection bit 10
EXISEL.EXI4SS9 9 External Interrupt 4 Source Selection bit 9
EXISEL.EXI4SS8 8 External Interrupt 4 Source Selection bit 8
EXISEL.EXI3SS7 7 External Interrupt 3 Source Selection bit 7
EXISEL.EXI3SS6 6 External Interrupt 3 Source Selection bit 6
EXISEL.EXI2SS5 5 External Interrupt 2 Source Selection bit 5
EXISEL.EXI2SS4 4 External Interrupt 2 Source Selection bit 4
EXISEL.EXI1SS3 3 External Interrupt 1 Source Selection bit 3
EXISEL.EXI1SS2 2 External Interrupt 1 Source Selection bit 2
EXISEL.EXI0SS1 1 External Interrupt 0 Source Selection bit 1
EXISEL.EXI0SS0 0 External Interrupt 0 Source Selection bit 0
DPP0 0xFE00 CPU Data Page Pointer 0 Register (10-bit)
DPP0.DPP0PN9 9 Data Page Number of DPP0 bit 9
DPP0.DPP0PN8 8 Data Page Number of DPP0 bit 8
DPP0.DPP0PN7 7 Data Page Number of DPP0 bit 7
DPP0.DPP0PN6 6 Data Page Number of DPP0 bit 6
DPP0.DPP0PN5 5 Data Page Number of DPP0 bit 5
DPP0.DPP0PN4 4 Data Page Number of DPP0 bit 4
DPP0.DPP0PN3 3 Data Page Number of DPP0 bit 3
DPP0.DPP0PN2 2 Data Page Number of DPP0 bit 2
DPP0.DPP0PN1 1 Data Page Number of DPP0 bit 1
DPP0.DPP0PN0 0 Data Page Number of DPP0 bit 0
DPP1 0xFE02 CPU Data Page Pointer 1 Register (10-bit)
DPP1.DPP1PN9 9 Data Page Number of DPP1 bit 9
DPP1.DPP1PN8 8 Data Page Number of DPP1 bit 8
DPP1.DPP1PN7 7 Data Page Number of DPP1 bit 7
DPP1.DPP1PN6 6 Data Page Number of DPP1 bit 6
DPP1.DPP1PN5 5 Data Page Number of DPP1 bit 5
DPP1.DPP1PN4 4 Data Page Number of DPP1 bit 4
DPP1.DPP1PN3 3 Data Page Number of DPP1 bit 3
DPP1.DPP1PN2 2 Data Page Number of DPP1 bit 2
DPP1.DPP1PN1 1 Data Page Number of DPP1 bit 1
DPP1.DPP1PN0 0 Data Page Number of DPP1 bit 0
DPP2 0xFE04 CPU Data Page Pointer 2 Register (10-bit)
DPP2.DPP2PN9 9 Data Page Number of DPP2 bit 9
DPP2.DPP2PN8 8 Data Page Number of DPP2 bit 8
DPP2.DPP2PN7 7 Data Page Number of DPP2 bit 7
DPP2.DPP2PN6 6 Data Page Number of DPP2 bit 6
DPP2.DPP2PN5 5 Data Page Number of DPP2 bit 5
DPP2.DPP2PN4 4 Data Page Number of DPP2 bit 4
DPP2.DPP2PN3 3 Data Page Number of DPP2 bit 3
DPP2.DPP2PN2 2 Data Page Number of DPP2 bit 2
DPP2.DPP2PN1 1 Data Page Number of DPP2 bit 1
DPP2.DPP2PN0 0 Data Page Number of DPP2 bit 0
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10-bit)
DPP3.DPP3PN9 9 Data Page Number of DPP3 bit 9
DPP3.DPP3PN8 8 Data Page Number of DPP3 bit 8
DPP3.DPP3PN7 7 Data Page Number of DPP3 bit 7
DPP3.DPP3PN6 6 Data Page Number of DPP3 bit 6
DPP3.DPP3PN5 5 Data Page Number of DPP3 bit 5
DPP3.DPP3PN4 4 Data Page Number of DPP3 bit 4
DPP3.DPP3PN3 3 Data Page Number of DPP3 bit 3
DPP3.DPP3PN2 2 Data Page Number of DPP3 bit 2
DPP3.DPP3PN1 1 Data Page Number of DPP3 bit 1
DPP3.DPP3PN0 0 Data Page Number of DPP3 bit 0
CSP 0xFE08 CPU Code Segment Pointer Register (read only)
CSP.SEGNR7 7 Segment Number 7
CSP.SEGNR6 6 Segment Number 6
CSP.SEGNR5 5 Segment Number 5
CSP.SEGNR4 4 Segment Number 4
CSP.SEGNR3 3 Segment Number 3
CSP.SEGNR2 2 Segment Number 2
CSP.SEGNR1 1 Segment Number 1
CSP.SEGNR0 0 Segment Number 0
MDH 0xFE0C CPU Multiply Divide Register - High word
MDH.MDH15 15
MDH.MDH14 14
MDH.MDH13 13
MDH.MDH12 12
MDH.MDH11 11
MDH.MDH10 10
MDH.MDH9 9
MDH.MDH8 8
MDH.MDH7 7
MDH.MDH6 6
MDH.MDH5 5
MDH.MDH4 4
MDH.MDH3 3
MDH.MDH2 2
MDH.MDH1 1
MDH.MDH0 0
MDL 0xFE0E CPU Multiply Divide Register - Low word
MDL.MDL15 15
MDL.MDL14 14
MDL.MDL13 13
MDL.MDL12 12
MDL.MDL11 11
MDL.MDL10 10
MDL.MDL9 9
MDL.MDL8 8
MDL.MDL7 7
MDL.MDL6 6
MDL.MDL5 5
MDL.MDL4 4
MDL.MDL3 3
MDL.MDL2 2
MDL.MDL1 1
MDL.MDL0 0
CP 0xFE10 CPU Context Pointer Register
CP.CP11 11 Modifiable portion of register CP bit 11
CP.CP10 10 Modifiable portion of register CP bit 10
CP.CP9 9 Modifiable portion of register CP bit 9
CP.CP8 8 Modifiable portion of register CP bit 8
CP.CP7 7 Modifiable portion of register CP bit 7
CP.CP6 6 Modifiable portion of register CP bit 6
CP.CP5 5 Modifiable portion of register CP bit 5
CP.CP4 4 Modifiable portion of register CP bit 4
CP.CP3 3 Modifiable portion of register CP bit 3
CP.CP2 2 Modifiable portion of register CP bit 2
CP.CP1 1 Modifiable portion of register CP bit 1
SP 0xFE12 CPU System Stack Pointer Register
SP.SP11 11 Modifiable portion of register SP bit 11
SP.SP10 10 Modifiable portion of register SP bit 10
SP.SP9 9 Modifiable portion of register SP bit 9
SP.SP8 8 Modifiable portion of register SP bit 8
SP.SP7 7 Modifiable portion of register SP bit 7
SP.SP6 6 Modifiable portion of register SP bit 6
SP.SP5 5 Modifiable portion of register SP bit 5
SP.SP4 4 Modifiable portion of register SP bit 4
SP.SP3 3 Modifiable portion of register SP bit 3
SP.SP2 2 Modifiable portion of register SP bit 2
SP.SP1 1 Modifiable portion of register SP bit 1
STKOV 0xFE14 CPU Stack Overflow Pointer Register
STKOV.STKOV11 11 Modifiable portion of register STKOV bit 11
STKOV.STKOV10 10 Modifiable portion of register STKOV bit 10
STKOV.STKOV9 9 Modifiable portion of register STKOV bit 9
STKOV.STKOV8 8 Modifiable portion of register STKOV bit 8
STKOV.STKOV7 7 Modifiable portion of register STKOV bit 7
STKOV.STKOV6 6 Modifiable portion of register STKOV bit 6
STKOV.STKOV5 5 Modifiable portion of register STKOV bit 5
STKOV.STKOV4 4 Modifiable portion of register STKOV bit 4
STKOV.STKOV3 3 Modifiable portion of register STKOV bit 3
STKOV.STKOV2 2 Modifiable portion of register STKOV bit 2
STKOV.STKOV1 1 Modifiable portion of register STKOV bit 1
STKUN 0xFE16 CPU Stack Underflow Pointer Register
STKUN.STKUN11 11 Modifiable portion of register STKUN bit 11
STKUN.STKUN10 10 Modifiable portion of register STKUN bit 10
STKUN.STKUN9 9 Modifiable portion of register STKUN bit 9
STKUN.STKUN8 8 Modifiable portion of register STKUN bit 8
STKUN.STKUN7 7 Modifiable portion of register STKUN bit 7
STKUN.STKUN6 6 Modifiable portion of register STKUN bit 6
STKUN.STKUN5 5 Modifiable portion of register STKUN bit 5
STKUN.STKUN4 4 Modifiable portion of register STKUN bit 4
STKUN.STKUN3 3 Modifiable portion of register STKUN bit 3
STKUN.STKUN2 2 Modifiable portion of register STKUN bit 2
STKUN.STKUN1 1 Modifiable portion of register STKUN bit 1
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL1.RGSAD15 15 Range Start Address bit 15
ADDRSEL1.RGSAD14 14 Range Start Address bit 14
ADDRSEL1.RGSAD13 13 Range Start Address bit 13
ADDRSEL1.RGSAD12 12 Range Start Address bit 12
ADDRSEL1.RGSAD11 11 Range Start Address bit 11
ADDRSEL1.RGSAD10 10 Range Start Address bit 10
ADDRSEL1.RGSAD9 9 Range Start Address bit 9
ADDRSEL1.RGSAD8 8 Range Start Address bit 8
ADDRSEL1.RGSAD7 7 Range Start Address bit 7
ADDRSEL1.RGSAD6 6 Range Start Address bit 6
ADDRSEL1.RGSAD5 5 Range Start Address bit 5
ADDRSEL1.RGSAD4 4 Range Start Address bit 4
ADDRSEL1.RGSZ3 3 Range Size Selection bit 3
ADDRSEL1.RGSZ2 2 Range Size Selection bit 2
ADDRSEL1.RGSZ1 1 Range Size Selection bit 1
ADDRSEL1.RGSZ0 0 Range Size Selection bit 0
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL2.RGSAD15 15 Range Start Address bit 15
ADDRSEL2.RGSAD14 14 Range Start Address bit 14
ADDRSEL2.RGSAD13 13 Range Start Address bit 13
ADDRSEL2.RGSAD12 12 Range Start Address bit 12
ADDRSEL2.RGSAD11 11 Range Start Address bit 11
ADDRSEL2.RGSAD10 10 Range Start Address bit 10
ADDRSEL2.RGSAD9 9 Range Start Address bit 9
ADDRSEL2.RGSAD8 8 Range Start Address bit 8
ADDRSEL2.RGSAD7 7 Range Start Address bit 7
ADDRSEL2.RGSAD6 6 Range Start Address bit 6
ADDRSEL2.RGSAD5 5 Range Start Address bit 5
ADDRSEL2.RGSAD4 4 Range Start Address bit 4
ADDRSEL2.RGSZ3 3 Range Size Selection bit 3
ADDRSEL2.RGSZ2 2 Range Size Selection bit 2
ADDRSEL2.RGSZ1 1 Range Size Selection bit 1
ADDRSEL2.RGSZ0 0 Range Size Selection bit 0
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL3.RGSAD15 15 Range Start Address bit 15
ADDRSEL3.RGSAD14 14 Range Start Address bit 14
ADDRSEL3.RGSAD13 13 Range Start Address bit 13
ADDRSEL3.RGSAD12 12 Range Start Address bit 12
ADDRSEL3.RGSAD11 11 Range Start Address bit 11
ADDRSEL3.RGSAD10 10 Range Start Address bit 10
ADDRSEL3.RGSAD9 9 Range Start Address bit 9
ADDRSEL3.RGSAD8 8 Range Start Address bit 8
ADDRSEL3.RGSAD7 7 Range Start Address bit 7
ADDRSEL3.RGSAD6 6 Range Start Address bit 6
ADDRSEL3.RGSAD5 5 Range Start Address bit 5
ADDRSEL3.RGSAD4 4 Range Start Address bit 4
ADDRSEL3.RGSZ3 3 Range Size Selection bit 3
ADDRSEL3.RGSZ2 2 Range Size Selection bit 2
ADDRSEL3.RGSZ1 1 Range Size Selection bit 1
ADDRSEL3.RGSZ0 0 Range Size Selection bit 0
ADDRSEL4 0xFE1E Address Select Register 4
ADDRSEL4.RGSAD15 15 Range Start Address bit 15
ADDRSEL4.RGSAD14 14 Range Start Address bit 14
ADDRSEL4.RGSAD13 13 Range Start Address bit 13
ADDRSEL4.RGSAD12 12 Range Start Address bit 12
ADDRSEL4.RGSAD11 11 Range Start Address bit 11
ADDRSEL4.RGSAD10 10 Range Start Address bit 10
ADDRSEL4.RGSAD9 9 Range Start Address bit 9
ADDRSEL4.RGSAD8 8 Range Start Address bit 8
ADDRSEL4.RGSAD7 7 Range Start Address bit 7
ADDRSEL4.RGSAD6 6 Range Start Address bit 6
ADDRSEL4.RGSAD5 5 Range Start Address bit 5
ADDRSEL4.RGSAD4 4 Range Start Address bit 4
ADDRSEL4.RGSZ3 3 Range Size Selection bit 3
ADDRSEL4.RGSZ2 2 Range Size Selection bit 2
ADDRSEL4.RGSZ1 1 Range Size Selection bit 1
ADDRSEL4.RGSZ0 0 Range Size Selection bit 0
PW0 0xFE30 PWM Module Pulse Width Register 0
PW1 0xFE32 PWM Module Pulse Width Register 1
PW2 0xFE34 PWM Module Pulse Width Register 2
PW3 0xFE36 PWM Module Pulse Width Register 3
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture/Reload Register
T0 0xFE50 CAPCOM Timer 0 Register
T1 0xFE52 CAPCOM Timer 1 Register
T0REL 0xFE54 CAPCOM Timer 0 Reload Register
T1REL 0xFE56 CAPCOM Timer 1 Reload Register
MAL 0xFE5C MAC Unit Accumulator - Low Word
MAL.MAL15 15 MAC Unit Accumulator Low bit 15
MAL.MAL14 14 MAC Unit Accumulator Low bit 14
MAL.MAL13 13 MAC Unit Accumulator Low bit 13
MAL.MAL12 12 MAC Unit Accumulator Low bit 12
MAL.MAL11 11 MAC Unit Accumulator Low bit 11
MAL.MAL10 10 MAC Unit Accumulator Low bit 10
MAL.MAL9 9 MAC Unit Accumulator Low bit 9
MAL.MAL8 8 MAC Unit Accumulator Low bit 8
MAL.MAL7 7 MAC Unit Accumulator Low bit 7
MAL.MAL6 6 MAC Unit Accumulator Low bit 6
MAL.MAL5 5 MAC Unit Accumulator Low bit 5
MAL.MAL4 4 MAC Unit Accumulator Low bit 4
MAL.MAL3 3 MAC Unit Accumulator Low bit 3
MAL.MAL2 2 MAC Unit Accumulator Low bit 2
MAL.MAL1 1 MAC Unit Accumulator Low bit 1
MAL.MAL0 0 MAC Unit Accumulator Low bit 0
MAH 0xFE5E MAC Unit Accumulator - High Word
MAH.MAH15 15 MAC Unit Accumulator High bit 15
MAH.MAH14 14 MAC Unit Accumulator High bit 14
MAH.MAH13 13 MAC Unit Accumulator High bit 13
MAH.MAH12 12 MAC Unit Accumulator High bit 12
MAH.MAH11 11 MAC Unit Accumulator High bit 11
MAH.MAH10 10 MAC Unit Accumulator High bit 10
MAH.MAH9 9 MAC Unit Accumulator High bit 9
MAH.MAH8 8 MAC Unit Accumulator High bit 8
MAH.MAH7 7 MAC Unit Accumulator High bit 7
MAH.MAH6 6 MAC Unit Accumulator High bit 6
MAH.MAH5 5 MAC Unit Accumulator High bit 5
MAH.MAH4 4 MAC Unit Accumulator High bit 4
MAH.MAH3 3 MAC Unit Accumulator High bit 3
MAH.MAH2 2 MAC Unit Accumulator High bit 2
MAH.MAH1 1 MAC Unit Accumulator High bit 1
MAH.MAH0 0 MAC Unit Accumulator High bit 0
CC16 0xFE60 CAPCOM Register 16
CC17 0xFE62 CAPCOM Register 17
CC18 0xFE64 CAPCOM Register 18
CC19 0xFE66 CAPCOM Register 19
CC20 0xFE68 CAPCOM Register 20
CC21 0xFE6A CAPCOM Register 21
CC22 0xFE6C CAPCOM Register 22
CC23 0xFE6E CAPCOM Register 23
CC24 0xFE70 CAPCOM Register 24
CC25 0xFE72 CAPCOM Register 25
CC26 0xFE74 CAPCOM Register 26
CC27 0xFE76 CAPCOM Register 27
CC28 0xFE78 CAPCOM Register 28
CC29 0xFE7A CAPCOM Register 29
CC30 0xFE7C CAPCOM Register 30
CC31 0xFE7E CAPCOM Register 31
CC0 0xFE80 CAPCOM Register 0
CC1 0xFE82 CAPCOM Register 1
CC2 0xFE84 CAPCOM Register 2
CC3 0xFE86 CAPCOM Register 3
CC4 0xFE88 CAPCOM Register 4
CC5 0xFE8A CAPCOM Register 5
CC6 0xFE8C CAPCOM Register 6
CC7 0xFE8E CAPCOM Register 7
CC8 0xFE90 CAPCOM Register 8
CC9 0xFE92 CAPCOM Register 9
CC10 0xFE94 CAPCOM Register 10
CC11 0xFE96 CAPCOM Register 11
CC12 0xFE98 CAPCOM Register 12
CC13 0xFE9A CAPCOM Register 13
CC14 0xFE9C CAPCOM Register 14
CC15 0xFE9E CAPCOM Register 15
ADDAT 0xFEA0 A/D Converter Result Register
ADDAT.CHNR15 15 Channel Number bit 15
ADDAT.CHNR14 14 Channel Number bit 14
ADDAT.CHNR13 13 Channel Number bit 13
ADDAT.CHNR12 12 Channel Number bit 12
ADDAT.ADRES9 9 A/D Conversion Result bit 9
ADDAT.ADRES8 8 A/D Conversion Result bit 8
ADDAT.ADRES7 7 A/D Conversion Result bit 7
ADDAT.ADRES6 6 A/D Conversion Result bit 6
ADDAT.ADRES5 5 A/D Conversion Result bit 5
ADDAT.ADRES4 4 A/D Conversion Result bit 4
ADDAT.ADRES3 3 A/D Conversion Result bit 3
ADDAT.ADRES2 2 A/D Conversion Result bit 2
ADDAT.ADRES1 1 A/D Conversion Result bit 1
ADDAT.ADRES0 0 A/D Conversion Result bit 0
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 Transmit Buffer Register(write only)
S0TBUF.Baud_Rate12 12
S0TBUF.Baud_Rate11 11
S0TBUF.Baud_Rate10 10
S0TBUF.Baud_Rate9 9
S0TBUF.Baud_Rate8 8
S0TBUF.Baud_Rate7 7
S0TBUF.Baud_Rate6 6
S0TBUF.Baud_Rate5 5
S0TBUF.Baud_Rate4 4
S0TBUF.Baud_Rate3 3
S0TBUF.Baud_Rate2 2
S0TBUF.Baud_Rate1 1
S0TBUF.Baud_Rate0 0
S0RBUF 0xFEB2 Serial Channel 0 Receive Buffer Register (read only)
S0RBUF.Baud_Rate12 12
S0RBUF.Baud_Rate11 11
S0RBUF.Baud_Rate10 10
S0RBUF.Baud_Rate9 9
S0RBUF.Baud_Rate8 8
S0RBUF.Baud_Rate7 7
S0RBUF.Baud_Rate6 6
S0RBUF.Baud_Rate5 5
S0RBUF.Baud_Rate4 4
S0RBUF.Baud_Rate3 3
S0RBUF.Baud_Rate2 2
S0RBUF.Baud_Rate1 1
S0RBUF.Baud_Rate0 0
S0BG 0xFEB4 Serial Channel 0 Baud Rate Generator Reload Reg
S0BG.Baud_Rate12 12
S0BG.Baud_Rate11 11
S0BG.Baud_Rate10 10
S0BG.Baud_Rate9 9
S0BG.Baud_Rate8 8
S0BG.Baud_Rate7 7
S0BG.Baud_Rate6 6
S0BG.Baud_Rate5 5
S0BG.Baud_Rate4 4
S0BG.Baud_Rate3 3
S0BG.Baud_Rate2 2
S0BG.Baud_Rate1 1
S0BG.Baud_Rate0 0
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC0.INC10 10 Increment Control bit 10
PECC0.INC9 9 Increment Control bit 9
PECC0.BWT 8 Byte / Word Transfer Selection
PECC0.COUNT7 7 PEC Transfer Count bit 7
PECC0.COUNT6 6 PEC Transfer Count bit 6
PECC0.COUNT5 5 PEC Transfer Count bit 5
PECC0.COUNT4 4 PEC Transfer Count bit 4
PECC0.COUNT3 3 PEC Transfer Count bit 3
PECC0.COUNT2 2 PEC Transfer Count bit 2
PECC0.COUNT1 1 PEC Transfer Count bit 1
PECC0.COUNT0 0 PEC Transfer Count bit 0
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC1.INC10 10 Increment Control bit 10
PECC1.INC9 9 Increment Control bit 9
PECC1.BWT 8 Byte / Word Transfer Selection
PECC1.COUNT7 7 PEC Transfer Count bit 7
PECC1.COUNT6 6 PEC Transfer Count bit 6
PECC1.COUNT5 5 PEC Transfer Count bit 5
PECC1.COUNT4 4 PEC Transfer Count bit 4
PECC1.COUNT3 3 PEC Transfer Count bit 3
PECC1.COUNT2 2 PEC Transfer Count bit 2
PECC1.COUNT1 1 PEC Transfer Count bit 1
PECC1.COUNT0 0 PEC Transfer Count bit 0
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC2.INC10 10 Increment Control bit 10
PECC2.INC9 9 Increment Control bit 9
PECC2.BWT 8 Byte / Word Transfer Selection
PECC2.COUNT7 7 PEC Transfer Count bit 7
PECC2.COUNT6 6 PEC Transfer Count bit 6
PECC2.COUNT5 5 PEC Transfer Count bit 5
PECC2.COUNT4 4 PEC Transfer Count bit 4
PECC2.COUNT3 3 PEC Transfer Count bit 3
PECC2.COUNT2 2 PEC Transfer Count bit 2
PECC2.COUNT1 1 PEC Transfer Count bit 1
PECC2.COUNT0 0 PEC Transfer Count bit 0
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC3.INC10 10 Increment Control bit 10
PECC3.INC9 9 Increment Control bit 9
PECC3.BWT 8 Byte / Word Transfer Selection
PECC3.COUNT7 7 PEC Transfer Count bit 7
PECC3.COUNT6 6 PEC Transfer Count bit 6
PECC3.COUNT5 5 PEC Transfer Count bit 5
PECC3.COUNT4 4 PEC Transfer Count bit 4
PECC3.COUNT3 3 PEC Transfer Count bit 3
PECC3.COUNT2 2 PEC Transfer Count bit 2
PECC3.COUNT1 1 PEC Transfer Count bit 1
PECC3.COUNT0 0 PEC Transfer Count bit 0
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC4.INC10 10 Increment Control bit 10
PECC4.INC9 9 Increment Control bit 9
PECC4.BWT 8 Byte / Word Transfer Selection
PECC4.COUNT7 7 PEC Transfer Count bit 7
PECC4.COUNT6 6 PEC Transfer Count bit 6
PECC4.COUNT5 5 PEC Transfer Count bit 5
PECC4.COUNT4 4 PEC Transfer Count bit 4
PECC4.COUNT3 3 PEC Transfer Count bit 3
PECC4.COUNT2 2 PEC Transfer Count bit 2
PECC4.COUNT1 1 PEC Transfer Count bit 1
PECC4.COUNT0 0 PEC Transfer Count bit 0
PECC5 0xFECA PEC Channel 5 Control Register
PECC5.INC10 10 Increment Control bit 10
PECC5.INC9 9 Increment Control bit 9
PECC5.BWT 8 Byte / Word Transfer Selection
PECC5.COUNT7 7 PEC Transfer Count bit 7
PECC5.COUNT6 6 PEC Transfer Count bit 6
PECC5.COUNT5 5 PEC Transfer Count bit 5
PECC5.COUNT4 4 PEC Transfer Count bit 4
PECC5.COUNT3 3 PEC Transfer Count bit 3
PECC5.COUNT2 2 PEC Transfer Count bit 2
PECC5.COUNT1 1 PEC Transfer Count bit 1
PECC5.COUNT0 0 PEC Transfer Count bit 0
PECC6 0xFECC PEC Channel 6 Control Register
PECC6.INC10 10 Increment Control bit 10
PECC6.INC9 9 Increment Control bit 9
PECC6.BWT 8 Byte / Word Transfer Selection
PECC6.COUNT7 7 PEC Transfer Count bit 7
PECC6.COUNT6 6 PEC Transfer Count bit 6
PECC6.COUNT5 5 PEC Transfer Count bit 5
PECC6.COUNT4 4 PEC Transfer Count bit 4
PECC6.COUNT3 3 PEC Transfer Count bit 3
PECC6.COUNT2 2 PEC Transfer Count bit 2
PECC6.COUNT1 1 PEC Transfer Count bit 1
PECC6.COUNT0 0 PEC Transfer Count bit 0
PECC7 0xFECE PEC Channel 7 Control Register
PECC7.INC10 10 Increment Control bit 10
PECC7.INC9 9 Increment Control bit 9
PECC7.BWT 8 Byte / Word Transfer Selection
PECC7.COUNT7 7 PEC Transfer Count bit 7
PECC7.COUNT6 6 PEC Transfer Count bit 6
PECC7.COUNT5 5 PEC Transfer Count bit 5
PECC7.COUNT4 4 PEC Transfer Count bit 4
PECC7.COUNT3 3 PEC Transfer Count bit 3
PECC7.COUNT2 2 PEC Transfer Count bit 2
PECC7.COUNT1 1 PEC Transfer Count bit 1
PECC7.COUNT0 0 PEC Transfer Count bit 0
P0L 0xFF00 Port0 Low Register (Lower half of PORT0)
P0L.P0L7 7 Port data register P0L bit 7
P0L.P0L6 6 Port data register P0L bit 6
P0L.P0L5 5 Port data register P0L bit 5
P0L.P0L4 4 Port data register P0L bit 4
P0L.P0L3 3 Port data register P0L bit 3
P0L.P0L2 2 Port data register P0L bit 2
P0L.P0L1 1 Port data register P0L bit 1
P0L.P0L0 0 Port data register P0L bit 0
P0H 0xFF02 Port0 High Register (Upper half of PORT0)
P0H.P0H7 7 Port data register P0H bit 7
P0H.P0H6 6 Port data register P0H bit 6
P0H.P0H5 5 Port data register P0H bit 5
P0H.P0H4 4 Port data register P0H bit 4
P0H.P0H3 3 Port data register P0H bit 3
P0H.P0H2 2 Port data register P0H bit 2
P0H.P0H1 1 Port data register P0H bit 1
P0H.P0H0 0 Port data register P0H bit 0
P1L 0xFF04 Port1 Low Register (Lower half of PORT1)
P1L.P1L7 7 Port data register P1L bit 7
P1L.P1L6 6 Port data register P1L bit 6
P1L.P1L5 5 Port data register P1L bit 5
P1L.P1L4 4 Port data register P1L bit 4
P1L.P1L3 3 Port data register P1L bit 3
P1L.P1L2 2 Port data register P1L bit 2
P1L.P1L1 1 Port data register P1L bit 1
P1L.P1L0 0 Port data register P1L bit 0
P1H 0xFF06 Port1 High Register (Upper half of PORT1)
P1H.P1H7 7 Port data register P1H bit 7
P1H.P1H6 6 Port data register P1H bit 6
P1H.P1H5 5 Port data register P1H bit 5
P1H.P1H4 4 Port data register P1H bit 4
P1H.P1H3 3 Port data register P1H bit 3
P1H.P1H2 2 Port data register P1H bit 2
P1H.P1H1 1 Port data register P1H bit 1
P1H.P1H0 0 Port data register P1H bit 0
IDX0 0xFF08 MAC Unit Address Pointer 0
IDX0.IDX0_15 15
IDX0.IDX0_14 14
IDX0.IDX0_13 13
IDX0.IDX0_12 12
IDX0.IDX0_11 11
IDX0.IDX0_10 10
IDX0.IDX0_9 9
IDX0.IDX0_8 8
IDX0.IDX0_7 7
IDX0.IDX0_6 6
IDX0.IDX0_5 5
IDX0.IDX0_4 4
IDX0.IDX0_3 3
IDX0.IDX0_2 2
IDX0.IDX0_1 1
IDX0.IDX0_0 0
IDX1 0xFF0A MAC Unit Address Pointer 1
IDX1.IDX1_15 15
IDX1.IDX1_14 14
IDX1.IDX1_13 13
IDX1.IDX1_12 12
IDX1.IDX1_11 11
IDX1.IDX1_10 10
IDX1.IDX1_9 9
IDX1.IDX1_8 8
IDX1.IDX1_7 7
IDX1.IDX1_6 6
IDX1.IDX1_5 5
IDX1.IDX1_4 4
IDX1.IDX1_3 3
IDX1.IDX1_2 2
IDX1.IDX1_1 1
IDX1.IDX1_0 0
BUSCON0 0xFF0C Bus Configuration Register 0
BUSCON0.CSWEN0 15 Write Chip Select Enable
BUSCON0.CSREN0 14 Read Chip Select Enable
BUSCON0.RDYPOL0 13 Ready Active Level Control
BUSCON0.RDYEN0 12 READY Input Enable
BUSCON0.BUSACT0 10 Bus Active Control
BUSCON0.ALECTL0 9 ALE Lengthening Control
BUSCON0.BTYP7 7 External Bus Configuration bit 7
BUSCON0.BTYP6 6 External Bus Configuration bit 6
BUSCON0.MTTC0 5 Memory Tristate Time Control
BUSCON0.RWDC0 4 Read/Write Delay Control for BUSCONx
BUSCON0.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON0.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON0.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON0.MCTC0 0 Memory Cycle Time Control bit 0
MDC 0xFF0E CPU Multiply Divide Control Register
MDC.MDRIU 4 Multiply/Divide Register In Use
PSW 0xFF10 CPU Program Status word
PSW.ILVL15 15 ILVL15 - Interrupt and EBC Control Field 15
PSW.ILVL14 14 ILVL14 - Interrupt and EBC Control Field 14
PSW.ILVL13 13 ILVL13 - Interrupt and EBC Control Field 13
PSW.ILVL12 12 ILVL12 - Interrupt and EBC Control Field 12
PSW.IEN 11 IEN - Interrupt and EBC Control Field
PSW.HLDEN 10 HLDEN - Interrupt and EBC Control Field
PSW.USR0 6 User General Purpose Flag
PSW.MULIP 5 Multiplication/Division In Progress
PSW.E 4 End of Table Flag
PSW.Z 3 Zero Flag
PSW.V 2 Overflow Result
PSW.C 1 Carry Flag
PSW.N 0 Negative Result
SYSCON 0xFF12 CPU System Configuration Register
SYSCON.STKSZ15 15 System Stack Size bit 15
SYSCON.STKSZ14 14 System Stack Size bit 14
SYSCON.STKSZ13 13 System Stack Size bit 13
SYSCON.ROMS1 12 Internal ROM Mapping
SYSCON.SGTDIS 11 Segmentation Disable/Enable Control
SYSCON.ROMEN 10 Internal ROM Enable
SYSCON.BYTDIS 9 Disable/Enable Control for Pin BHE
SYSCON.CLKEN 8 System Clock Output Enable
SYSCON.WRCFG 7 Write Configuration Control
SYSCON.CSCFG 6 Chip Select Configuration Control
SYSCON.PWDCFG 5 Power Down Mode Configuration Control
SYSCON.OWDDIS 4 Oscillator Watchdog disable control
SYSCON.BDRSTEN 3 Bidirectional Reset Enable
SYSCON.XSPEN 2 Xperipheral SSP Enable Control
SYSCON.VISIBLE 1 Visible Mode Control
SYSCON.XPERSHARE 0 XBUS Peripheral Share Mode Control
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON1.CSWEN1 15 Write Chip Select Enable
BUSCON1.CSREN1 14 Read Chip Select Enable
BUSCON1.RDYPOL1 13 Ready Active Level Control
BUSCON1.RDYEN1 12 READY Input Enable
BUSCON1.BUSACT1 10 Bus Active Control
BUSCON1.ALECTL1 9 ALE Lengthening Control
BUSCON1.BTYP7 7 External Bus Configuration bit 7
BUSCON1.BTYP6 6 External Bus Configuration bit 6
BUSCON1.MTTC1 5 Memory Tristate Time Control
BUSCON1.RWDC1 4 Read/Write Delay Control for BUSCONx
BUSCON1.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON1.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON1.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON1.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON2.CSWEN2 15 Write Chip Select Enable
BUSCON2.CSREN2 14 Read Chip Select Enable
BUSCON2.RDYPOL2 13 Ready Active Level Control
BUSCON2.RDYEN2 12 READY Input Enable
BUSCON2.BUSACT2 10 Bus Active Control
BUSCON2.ALECTL2 9 ALE Lengthening Control
BUSCON2.BTYP7 7 External Bus Configuration bit 7
BUSCON2.BTYP6 6 External Bus Configuration bit 6
BUSCON2.MTTC2 5 Memory Tristate Time Control
BUSCON2.RWDC2 4 Read/Write Delay Control for BUSCONx
BUSCON2.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON2.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON2.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON2.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON3.CSWEN3 15 Write Chip Select Enable
BUSCON3.CSREN3 14 Read Chip Select Enable
BUSCON3.RDYPOL3 13 Ready Active Level Control
BUSCON3.RDYEN3 12 READY Input Enable
BUSCON3.BUSACT3 10 Bus Active Control
BUSCON3.ALECTL3 9 ALE Lengthening Control
BUSCON3.BTYP7 7 External Bus Configuration bit 7
BUSCON3.BTYP6 6 External Bus Configuration bit 6
BUSCON3.MTTC3 5 Memory Tristate Time Control
BUSCON3.RWDC3 4 Read/Write Delay Control for BUSCONx
BUSCON3.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON3.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON3.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON3.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON4 0xFF1A Bus Configuration Register 4
BUSCON4.CSWEN4 15 Write Chip Select Enable
BUSCON4.CSREN4 14 Read Chip Select Enable
BUSCON4.RDYPOL4 13 Ready Active Level Control
BUSCON4.RDYEN4 12 READY Input Enable
BUSCON4.BUSACT4 10 Bus Active Control
BUSCON4.ALECTL4 9 ALE Lengthening Control
BUSCON4.BTYP7 7 External Bus Configuration bit 7
BUSCON4.BTYP6 6 External Bus Configuration bit 6
BUSCON4.MTTC4 5 Memory Tristate Time Control
BUSCON4.RWDC4 4 Read/Write Delay Control for BUSCONx
BUSCON4.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON4.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON4.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON4.MCTC0 0 Memory Cycle Time Control bit 0
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
T78CON 0xFF20 CAPCOM Timer 7 and 8 Control Register
T78CON.T8R 14 Timer / Counter 8 Run Control
T78CON.T8M 11 Timer / Counter 8 Mode Selection
T78CON.T8I10 10 Timer / Counter 8 Input Selection bit 10
T78CON.T8I9 9 Timer / Counter 8 Input Selection bit 9
T78CON.T8I8 8 Timer / Counter 8 Input Selection bit 8
T78CON.T7R 6 Timer / Counter 7 Run Control
T78CON.T7M 3 Timer / Counter 7 Mode Selection
T78CON.T7I2 2 Timer / Counter 7 Input Selection bit 2
T78CON.T7I1 1 Timer / Counter 7 Input Selection bit 1
T78CON.T7I0 0 Timer / Counter 7 Input Selection bit 0
CCM4 0xFF22 CAPCOM Mode Control Register 4
CCM4.ACC19 15 Allocation bit for Capture / Compare Register CC19
CCM4.CCMOD19_14 14 Mode Selection for Capture / Compare Register CC19 bit 14
CCM4.CCMOD19_13 13 Mode Selection for Capture / Compare Register CC19 bit 13
CCM4.CCMOD19_12 12 Mode Selection for Capture / Compare Register CC19 bit 12
CCM4.ACC18 11 Allocation bit for Capture / Compare Register CC18
CCM4.CCMOD18_10 10 Mode Selection for Capture / Compare Register CC18 bit 10
CCM4.CCMOD18_9 9 Mode Selection for Capture / Compare Register CC18 bit 9
CCM4.CCMOD18_8 8 Mode Selection for Capture / Compare Register CC18 bit 8
CCM4.ACC17 7 Allocation bit for Capture / Compare Register CC17
CCM4.CCMOD17_6 6 Mode Selection for Capture / Compare Register CC17 bit 6
CCM4.CCMOD17_5 5 Mode Selection for Capture / Compare Register CC17 bit 5
CCM4.CCMOD17_4 4 Mode Selection for Capture / Compare Register CC17 bit 4
CCM4.ACC16 3 Allocation bit for Capture / Compare Register CC16
CCM4.CCMOD16_2 2 Mode Selection for Capture / Compare Register CC16 bit 2
CCM4.CCMOD16_1 1 Mode Selection for Capture / Compare Register CC16 bit 1
CCM4.CCMOD16_0 0 Mode Selection for Capture / Compare Register CC16 bit 0
CCM5 0xFF24 CAPCOM Mode Control Register 5
CCM5.ACC23 15 Allocation bit for Capture / Compare Register CC23
CCM5.CCMOD23_14 14 Mode Selection for Capture / Compare Register CC23 bit 14
CCM5.CCMOD23_13 13 Mode Selection for Capture / Compare Register CC23 bit 13
CCM5.CCMOD23_12 12 Mode Selection for Capture / Compare Register CC23 bit 12
CCM5.ACC22 11 Allocation bit for Capture / Compare Register CC22
CCM5.CCMOD22_10 10 Mode Selection for Capture / Compare Register CC22 bit 10
CCM5.CCMOD22_9 9 Mode Selection for Capture / Compare Register CC22 bit 9
CCM5.CCMOD22_8 8 Mode Selection for Capture / Compare Register CC22 bit 8
CCM5.ACC21 7 Allocation bit for Capture / Compare Register CC21
CCM5.CCMOD21_6 6 Mode Selection for Capture / Compare Register CC21 bit 6
CCM5.CCMOD21_5 5 Mode Selection for Capture / Compare Register CC21 bit 5
CCM5.CCMOD21_4 4 Mode Selection for Capture / Compare Register CC21 bit 4
CCM5.ACC20 3 Allocation bit for Capture / Compare Register CC20
CCM5.CCMOD20_2 2 Mode Selection for Capture / Compare Register CC20 bit 2
CCM5.CCMOD20_1 1 Mode Selection for Capture / Compare Register CC20 bit 1
CCM5.CCMOD20_0 0 Mode Selection for Capture / Compare Register CC20 bit 0
CCM6 0xFF26 CAPCOM Mode Control Register 6
CCM6.ACC27 15 Allocation bit for Capture / Compare Register CC27
CCM6.CCMOD27_14 14 Mode Selection for Capture / Compare Register CC27 bit 14
CCM6.CCMOD27_13 13 Mode Selection for Capture / Compare Register CC27 bit 13
CCM6.CCMOD27_12 12 Mode Selection for Capture / Compare Register CC27 bit 12
CCM6.ACC26 11 Allocation bit for Capture / Compare Register CC26
CCM6.CCMOD26_10 10 Mode Selection for Capture / Compare Register CC26 bit 10
CCM6.CCMOD26_9 9 Mode Selection for Capture / Compare Register CC26 bit 9
CCM6.CCMOD26_8 8 Mode Selection for Capture / Compare Register CC26 bit 8
CCM6.ACC25 7 Allocation bit for Capture / Compare Register CC25
CCM6.CCMOD25_6 6 Mode Selection for Capture / Compare Register CC25 bit 6
CCM6.CCMOD25_5 5 Mode Selection for Capture / Compare Register CC25 bit 5
CCM6.CCMOD25_4 4 Mode Selection for Capture / Compare Register CC25 bit 4
CCM6.ACC24 3 Allocation bit for Capture / Compare Register CC24
CCM6.CCMOD24_2 2 Mode Selection for Capture / Compare Register CC24 bit 2
CCM6.CCMOD24_1 1 Mode Selection for Capture / Compare Register CC24 bit 1
CCM6.CCMOD24_0 0 Mode Selection for Capture / Compare Register CC24 bit 0
CCM7 0xFF28 CAPCOM Mode Control Register 7
CCM7.ACC31 15 Allocation bit for Capture / Compare Register CC31
CCM7.CCMOD31_14 14 Mode Selection for Capture / Compare Register CC31 bit 14
CCM7.CCMOD31_13 13 Mode Selection for Capture / Compare Register CC31 bit 13
CCM7.CCMOD31_12 12 Mode Selection for Capture / Compare Register CC31 bit 12
CCM7.ACC30 11 Allocation bit for Capture / Compare Register CC30
CCM7.CCMOD30_10 10 Mode Selection for Capture / Compare Register CC30 bit 10
CCM7.CCMOD30_9 9 Mode Selection for Capture / Compare Register CC30 bit 9
CCM7.CCMOD30_8 8 Mode Selection for Capture / Compare Register CC30 bit 8
CCM7.ACC29 7 Allocation bit for Capture / Compare Register CC29
CCM7.CCMOD29_6 6 Mode Selection for Capture / Compare Register CC29 bit 6
CCM7.CCMOD29_5 5 Mode Selection for Capture / Compare Register CC29 bit 5
CCM7.CCMOD29_4 4 Mode Selection for Capture / Compare Register CC29 bit 4
CCM7.ACC28 3 Allocation bit for Capture / Compare Register CC28
CCM7.CCMOD28_2 2 Mode Selection for Capture / Compare Register CC28 bit 2
CCM7.CCMOD28_1 1 Mode Selection for Capture / Compare Register CC28 bit 1
CCM7.CCMOD28_0 0 Mode Selection for Capture / Compare Register CC28 bit 0
PWMCON0 0xFF30 PWM Module Control Register 0
PWMCON0.PIR3 15 PWM Channel 3 Interrupt Request Flag
PWMCON0.PIR2 14 PWM Channel 2 Interrupt Request Flag
PWMCON0.PIR1 13 PWM Channel 1 Interrupt Request Flag
PWMCON0.PIR0 12 PWM Channel 0 Interrupt Request Flag
PWMCON0.PIE3 11 PWM Channel 3 Interrupt Enable Flag
PWMCON0.PIE2 10 PWM Channel 2 Interrupt Enable Flag
PWMCON0.PIE1 9 PWM Channel 1 Interrupt Enable Flag
PWMCON0.PIE0 8 PWM Channel 0 Interrupt Enable Flag
PWMCON0.PTI3 7 PWM Timer 3 Input Clock Selection
PWMCON0.PTI2 6 PWM Timer 2 Input Clock Selection
PWMCON0.PTI1 5 PWM Timer 1 Input Clock Selection
PWMCON0.PTI0 4 PWM Timer 0 Input Clock Selection
PWMCON0.PTR3 3 PWM Timer 3 Run Control bit
PWMCON0.PTR2 2 PWM Timer 2 Run Control bit
PWMCON0.PTR1 1 PWM Timer 1 Run Control bit
PWMCON0.PTR0 0 PWM Timer 0 Run Control bit
PWMCON1 0xFF32 PWM Module Control Register 1
PWMCON1.PS3 15 PWM Channel 3 Single Shot Mode Control bit
PWMCON1.PS2 14 PWM Channel 2 Single Shot Mode Control bit
PWMCON1.PB01 12 PWM Channel 0/1 Burst Mode Control bit
PWMCON1.PM3 7 PWM Channel 3 Mode Control bit
PWMCON1.PM2 6 PWM Channel 2 Mode Control bit
PWMCON1.PM1 5 PWM Channel 1 Mode Control bit
PWMCON1.PM0 4 PWM Channel 0 Mode Control bit
PWMCON1.PEN3 3 PWM Channel 3 Output Enable bit
PWMCON1.PEN2 2 PWM Channel 2 Output Enable bit
PWMCON1.PEN1 1 PWM Channel 1 Output Enable bit
PWMCON1.PEN0 0 PWM Channel 0 Output Enable bit
T2CON 0xFF40 GPT1 Timer 2 Control Register
T2CON.T2UDE 8 Timer 2 External Up/Down Enable
T2CON.T2UD 7 Timer 2 Up / Down Control
T2CON.T2R 6 Timer 2 Run Bit
T2CON.T2M5 5 Timer 2 Mode Control (Basic Operating Mode) bit 5
T2CON.T2M4 4 Timer 2 Mode Control (Basic Operating Mode) bit 4
T2CON.T2M3 3 Timer 2 Mode Control (Basic Operating Mode) bit 3
T2CON.T2I2 2 Timer 2 Input Selection bit 2
T2CON.T2I1 1 Timer 2 Input Selection bit 1
T2CON.T2I0 0 Timer 2 Input Selection bit 0
T3CON 0xFF42 GPT1 Timer 3 Control Register
T4CON 0xFF44 GPT1 Timer 4 Control Register
T4CON.T4UDE 8 Timer 4 External Up/Down Enable
T4CON.T4UD 7 Timer 4 Up / Down Control
T4CON.T4R 6 Timer 4 Run Bit
T4CON.T4M5 5 Timer 4 Mode Control (Basic Operating Mode) bit 5
T4CON.T4M4 4 Timer 4 Mode Control (Basic Operating Mode) bit 4
T4CON.T4M3 3 Timer 4 Mode Control (Basic Operating Mode) bit 3
T4CON.T4I2 2 Timer 4 Input Selection bit 2
T4CON.T4I1 1 Timer 4 Input Selection bit 1
T4CON.T4I0 0 Timer 4 Input Selection bit 0
T5CON 0xFF46 GPT2 Timer 5 Control Register
T5CON.T5SC 15 Timer 5 Capture Mode Enable
T5CON.T5CLR 14 Timer 5 Clear Bit
T5CON.CI13 13 Register CAPREL Input Selection bit 13
T5CON.CI12 12 Register CAPREL Input Selection bit 12
T5CON.CT3 9 Capture Trigger 3
T5CON.T5UDE 8 Timer 5 External Up/Down Enable
T5CON.T5UD 7 Timer 5 Up / Down Control
T5CON.T5M4 4 Timer 5 Mode Control (Basic Operating Mode) bit 4
T5CON.T5M3 3 Timer 5 Mode Control (Basic Operating Mode) bit 3
T5CON.T5I2 2 Timer 5 Input Selection bit 2
T5CON.T5I1 1 Timer 5 Input Selection bit 1
T5CON.T5I0 0 Timer 5 Input Selection bit 0
T6CON 0xFF48 GPT2 Timer 6 Control Register
T6CON.T6SR 15 Timer 6 Reload Mode Enable
T6CON.T6OTL 10 Timer 6 Output Toggle Latch
T6CON.T6OE 9 Alternate Output Function Enable
T6CON.T6UDE 8 Timer 6 External Up/Down Enable
T6CON.T6UD 7 Timer 6 Up / Down Control
T6CON.T6R 6 Timer 6 Run Bit
T6CON.T6M5 5 Timer 6 Mode Control (Basic Operating Mode) bit 5
T6CON.T6M4 4 Timer 6 Mode Control (Basic Operating Mode) bit 4
T6CON.T6M3 3 Timer 6 Mode Control (Basic Operating Mode) bit 3
T6CON.T6I2 2 Timer 6 Input Selection bit 2
T6CON.T6I1 1 Timer 6 Input Selection bit 1
T6CON.T6I0 0 Timer 6 Input Selection bit 0
T01CON 0xFF50 CAPCOM Timer 0 and Timer 1 Control Register
T01CON.T1R 14 Timer / Counter 1 Run Control
T01CON.T1M 11 Timer / Counter 1 Mode Selection
T01CON.T1I10 10 Timer / Counter 1 Input Selection bit 10
T01CON.T1I9 9 Timer / Counter 1 Input Selection bit 9
T01CON.T1I8 8 Timer / Counter 1 Input Selection bit 8
T01CON.T0R 6 Timer / Counter 0 Run Control
T01CON.T0M 3 Timer / Counter 0 Mode Selection
T01CON.T0I2 2 Timer / Counter 0 Input Selection bit 2
T01CON.T0I1 1 Timer / Counter 0 Input Selection bit 1
T01CON.T0I0 0 Timer / Counter 0 Input Selection bit 0
CCM0 0xFF52 CAPCOM Mode Control Register 0
CCM0.ACC3 15 Allocation bit for Capture / Compare Register CC3
CCM0.CCMOD3_14 14 Mode Selection for Capture / Compare Register CC3 bit 14
CCM0.CCMOD3_13 13 Mode Selection for Capture / Compare Register CC3 bit 13
CCM0.CCMOD3_12 12 Mode Selection for Capture / Compare Register CC3 bit 12
CCM0.ACC2 11 Allocation bit for Capture / Compare Register CC2
CCM0.CCMOD2_10 10 Mode Selection for Capture / Compare Register CC2 bit 10
CCM0.CCMOD2_9 9 Mode Selection for Capture / Compare Register CC2 bit 9
CCM0.CCMOD2_8 8 Mode Selection for Capture / Compare Register CC2 bit 8
CCM0.ACC1 7 Allocation bit for Capture / Compare Register CC1
CCM0.CCMOD1_6 6 Mode Selection for Capture / Compare Register CC1 bit 6
CCM0.CCMOD1_5 5 Mode Selection for Capture / Compare Register CC1 bit 5
CCM0.CCMOD1_4 4 Mode Selection for Capture / Compare Register CC1 bit 4
CCM0.ACC0 3 Allocation bit for Capture / Compare Register CC0
CCM0.CCMOD0_2 2 Mode Selection for Capture / Compare Register CC0 bit 2
CCM0.CCMOD0_1 1 Mode Selection for Capture / Compare Register CC0 bit 1
CCM0.CCMOD0_0 0 Mode Selection for Capture / Compare Register CC0 bit 0
CCM1 0xFF54 CAPCOM Mode Control Register 1
CCM1.ACC7 15 Allocation bit for Capture / Compare Register CC7
CCM1.CCMOD7_14 14 Mode Selection for Capture / Compare Register CC7 bit 14
CCM1.CCMOD7_13 13 Mode Selection for Capture / Compare Register CC7 bit 13
CCM1.CCMOD7_12 12 Mode Selection for Capture / Compare Register CC7 bit 12
CCM1.ACC6 11 Allocation bit for Capture / Compare Register CC6
CCM1.CCMOD6_10 10 Mode Selection for Capture / Compare Register CC6 bit 10
CCM1.CCMOD6_9 9 Mode Selection for Capture / Compare Register CC6 bit 9
CCM1.CCMOD6_8 8 Mode Selection for Capture / Compare Register CC6 bit 8
CCM1.ACC5 7 Allocation bit for Capture / Compare Register CC5
CCM1.CCMOD5_6 6 Mode Selection for Capture / Compare Register CC5 bit 6
CCM1.CCMOD5_5 5 Mode Selection for Capture / Compare Register CC5 bit 5
CCM1.CCMOD5_4 4 Mode Selection for Capture / Compare Register CC5 bit 4
CCM1.ACC4 3 Allocation bit for Capture / Compare Register CC4
CCM1.CCMOD4_2 2 Mode Selection for Capture / Compare Register CC4 bit 2
CCM1.CCMOD4_1 1 Mode Selection for Capture / Compare Register CC4 bit 1
CCM1.CCMOD4_0 0 Mode Selection for Capture / Compare Register CC4 bit 0
CCM2 0xFF56 CAPCOM Mode Control Register 2
CCM2.ACC11 15 Allocation bit for Capture / Compare Register CC11
CCM2.CCMOD11_14 14 Mode Selection for Capture / Compare Register CC11 bit 14
CCM2.CCMOD11_13 13 Mode Selection for Capture / Compare Register CC11 bit 13
CCM2.CCMOD11_12 12 Mode Selection for Capture / Compare Register CC11 bit 12
CCM2.ACC10 11 Allocation bit for Capture / Compare Register CC10
CCM2.CCMOD10_10 10 Mode Selection for Capture / Compare Register CC10 bit 10
CCM2.CCMOD10_9 9 Mode Selection for Capture / Compare Register CC10 bit 9
CCM2.CCMOD10_8 8 Mode Selection for Capture / Compare Register CC10 bit 8
CCM2.ACC9 7 Allocation bit for Capture / Compare Register CC9
CCM2.CCMOD9_6 6 Mode Selection for Capture / Compare Register CC9 bit 6
CCM2.CCMOD9_5 5 Mode Selection for Capture / Compare Register CC9 bit 5
CCM2.CCMOD9_4 4 Mode Selection for Capture / Compare Register CC9 bit 4
CCM2.ACC8 3 Allocation bit for Capture / Compare Register CC8
CCM2.CCMOD8_2 2 Mode Selection for Capture / Compare Register CC8 bit 2
CCM2.CCMOD8_1 1 Mode Selection for Capture / Compare Register CC8 bit 1
CCM2.CCMOD8_0 0 Mode Selection for Capture / Compare Register CC8 bit 0
CCM3 0xFF58 CAPCOM Mode Control Register 3
CCM3.ACC15 15 Allocation bit for Capture / Compare Register CC15
CCM3.CCMOD15_14 14 Mode Selection for Capture / Compare Register CC15 bit 14
CCM3.CCMOD15_13 13 Mode Selection for Capture / Compare Register CC15 bit 13
CCM3.CCMOD15_12 12 Mode Selection for Capture / Compare Register CC15 bit 12
CCM3.ACC14 11 Allocation bit for Capture / Compare Register CC14
CCM3.CCMOD14_10 10 Mode Selection for Capture / Compare Register CC14 bit 10
CCM3.CCMOD14_9 9 Mode Selection for Capture / Compare Register CC14 bit 9
CCM3.CCMOD14_8 8 Mode Selection for Capture / Compare Register CC14 bit 8
CCM3.ACC13 7 Allocation bit for Capture / Compare Register CC13
CCM3.CCMOD13_6 6 Mode Selection for Capture / Compare Register CC13 bit 6
CCM3.CCMOD13_5 5 Mode Selection for Capture / Compare Register CC13 bit 5
CCM3.CCMOD13_4 4 Mode Selection for Capture / Compare Register CC13 bit 4
CCM3.ACC12 3 Allocation bit for Capture / Compare Register CC12
CCM3.CCMOD12_2 2 Mode Selection for Capture / Compare Register CC12 bit 2
CCM3.CCMOD12_1 1 Mode Selection for Capture / Compare Register CC12 bit 1
CCM3.CCMOD12_0 0 Mode Selection for Capture / Compare Register CC12 bit 0
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T2IC.T2IR 7
T2IC.T2IE 6
T2IC.ILVL5 5
T2IC.ILVL4 4
T2IC.ILVL3 3
T2IC.ILVL2 2
T2IC.GLVL1 1
T2IC.GLVL0 0
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T3IC.T3IR 7
T3IC.T3IE 6
T3IC.ILVL5 5
T3IC.ILVL4 4
T3IC.ILVL3 3
T3IC.ILVL2 2
T3IC.GLVL1 1
T3IC.GLVL0 0
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T4IC.T4IR 7
T4IC.T4IE 6
T4IC.ILVL5 5
T4IC.ILVL4 4
T4IC.ILVL3 3
T4IC.ILVL2 2
T4IC.GLVL1 1
T4IC.GLVL0 0
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T5IC.T5IR 7
T5IC.T5IE 6
T5IC.ILVL5 5
T5IC.ILVL4 4
T5IC.ILVL3 3
T5IC.ILVL2 2
T5IC.GLVL1 1
T5IC.GLVL0 0
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
T6IC.T6IR 7
T6IC.T6IE 6
T6IC.ILVL5 5
T6IC.ILVL4 4
T6IC.ILVL3 3
T6IC.ILVL2 2
T6IC.GLVL1 1
T6IC.GLVL0 0
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
CRIC.CRIR 7
CRIC.CRIE 6
CRIC.ILVL5 5
CRIC.ILVL4 4
CRIC.ILVL3 3
CRIC.ILVL2 2
CRIC.GLVL1 1
CRIC.GLVL0 0
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0TIC.S0TIR 7
S0TIC.S0TIE 6
S0TIC.ILVL5 5
S0TIC.ILVL4 4
S0TIC.ILVL3 3
S0TIC.ILVL2 2
S0TIC.GLVL1 1
S0TIC.GLVL0 0
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Register
S0RIC.S0RIR 7
S0RIC.S0RIE 6
S0RIC.ILVL5 5
S0RIC.ILVL4 4
S0RIC.ILVL3 3
S0RIC.ILVL2 2
S0RIC.GLVL1 1
S0RIC.GLVL0 0
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Control Register
S0EIC.S0EIR 7
S0EIC.S0EIE 6
S0EIC.ILVL5 5
S0EIC.ILVL4 4
S0EIC.ILVL3 3
S0EIC.ILVL2 2
S0EIC.GLVL1 1
S0EIC.GLVL0 0
SSCTIC 0xFF72 SSC Transmit Interrupt Control Register
SSCTIC.SSCTIR 7
SSCTIC.SSCTIE 6
SSCTIC.ILVL5 5
SSCTIC.ILVL4 4
SSCTIC.ILVL3 3
SSCTIC.ILVL2 2
SSCTIC.GLVL1 1
SSCTIC.GLVL0 0
SSCRIC 0xFF74 SSC Receive Interrupt Control Register
SSCRIC.SSCRIR 7
SSCRIC.SSCRIE 6
SSCRIC.ILVL5 5
SSCRIC.ILVL4 4
SSCRIC.ILVL3 3
SSCRIC.ILVL2 2
SSCRIC.GLVL1 1
SSCRIC.GLVL0 0
SSCEIC 0xFF76 SSC Error Interrupt Control Register
SSCEIC.SSCEIR 7
SSCEIC.SSCEIE 6
SSCEIC.ILVL5 5
SSCEIC.ILVL4 4
SSCEIC.ILVL3 3
SSCEIC.ILVL2 2
SSCEIC.GLVL1 1
SSCEIC.GLVL0 0
CC0IC 0xFF78 CAPCOM Register 0 Interrupt Control Register
CC0IC.CC0IR 7
CC0IC.CC0IE 6
CC0IC.ILVL5 5
CC0IC.ILVL4 4
CC0IC.ILVL3 3
CC0IC.ILVL2 2
CC0IC.GLVL1 1
CC0IC.GLVL0 0
CC1IC 0xFF7A CAPCOM Register 1 Interrupt Control Register
CC1IC.CC1IR 7
CC1IC.CC1IE 6
CC1IC.ILVL5 5
CC1IC.ILVL4 4
CC1IC.ILVL3 3
CC1IC.ILVL2 2
CC1IC.GLVL1 1
CC1IC.GLVL0 0
CC2IC 0xFF7C CAPCOM Register 2 Interrupt Control Register
CC2IC.CC2IR 7
CC2IC.CC2IE 6
CC2IC.ILVL5 5
CC2IC.ILVL4 4
CC2IC.ILVL3 3
CC2IC.ILVL2 2
CC2IC.GLVL1 1
CC2IC.GLVL0 0
CC3IC 0xFF7E CAPCOM Register 3 Interrupt Control Register
CC3IC.CC3IR 7
CC3IC.CC3IE 6
CC3IC.ILVL5 5
CC3IC.ILVL4 4
CC3IC.ILVL3 3
CC3IC.ILVL2 2
CC3IC.GLVL1 1
CC3IC.GLVL0 0
CC4IC 0xFF80 CAPCOM Register 4 Interrupt Control Register
CC4IC.CC4IR 7
CC4IC.CC4IE 6
CC4IC.ILVL5 5
CC4IC.ILVL4 4
CC4IC.ILVL3 3
CC4IC.ILVL2 2
CC4IC.GLVL1 1
CC4IC.GLVL0 0
CC5IC 0xFF82 CAPCOM Register 5 Interrupt Control Register
CC5IC.CC5IR 7
CC5IC.CC5IE 6
CC5IC.ILVL5 5
CC5IC.ILVL4 4
CC5IC.ILVL3 3
CC5IC.ILVL2 2
CC5IC.GLVL1 1
CC5IC.GLVL0 0
CC6IC 0xFF84 CAPCOM Register 6 Interrupt Control Register
CC6IC.CC6IR 7
CC6IC.CC6IE 6
CC6IC.ILVL5 5
CC6IC.ILVL4 4
CC6IC.ILVL3 3
CC6IC.ILVL2 2
CC6IC.GLVL1 1
CC6IC.GLVL0 0
CC7IC 0xFF86 CAPCOM Register 7 Interrupt Control Register
CC7IC.CC7IR 7
CC7IC.CC7IE 6
CC7IC.ILVL5 5
CC7IC.ILVL4 4
CC7IC.ILVL3 3
CC7IC.ILVL2 2
CC7IC.GLVL1 1
CC7IC.GLVL0 0
CC8IC 0xFF88 CAPCOM Register 8 Interrupt Control Register
CC8IC.CC8IR 7
CC8IC.CC8IE 6
CC8IC.ILVL5 5
CC8IC.ILVL4 4
CC8IC.ILVL3 3
CC8IC.ILVL2 2
CC8IC.GLVL1 1
CC8IC.GLVL0 0
CC9IC 0xFF8A CAPCOM Register 9 Interrupt Control Register
CC9IC.CC9IR 7
CC9IC.CC9IE 6
CC9IC.ILVL5 5
CC9IC.ILVL4 4
CC9IC.ILVL3 3
CC9IC.ILVL2 2
CC9IC.GLVL1 1
CC9IC.GLVL0 0
CC10IC 0xFF8C CAPCOM Register 10 Interrupt Control Register
CC10IC.CC10IR 7
CC10IC.CC10IE 6
CC10IC.ILVL5 5
CC10IC.ILVL4 4
CC10IC.ILVL3 3
CC10IC.ILVL2 2
CC10IC.GLVL1 1
CC10IC.GLVL0 0
CC11IC 0xFF8E CAPCOM Register 11 Interrupt Control Register
CC11IC.CC11IR 7
CC11IC.CC11IE 6
CC11IC.ILVL5 5
CC11IC.ILVL4 4
CC11IC.ILVL3 3
CC11IC.ILVL2 2
CC11IC.GLVL1 1
CC11IC.GLVL0 0
CC12IC 0xFF90 CAPCOM Register 12 Interrupt Control Register
CC12IC.CC12IR 7
CC12IC.CC12IE 6
CC12IC.ILVL5 5
CC12IC.ILVL4 4
CC12IC.ILVL3 3
CC12IC.ILVL2 2
CC12IC.GLVL1 1
CC12IC.GLVL0 0
CC13IC 0xFF92 CAPCOM Register 13 Interrupt Control Register
CC13IC.CC13IR 7
CC13IC.CC13IE 6
CC13IC.ILVL5 5
CC13IC.ILVL4 4
CC13IC.ILVL3 3
CC13IC.ILVL2 2
CC13IC.GLVL1 1
CC13IC.GLVL0 0
CC14IC 0xFF94 CAPCOM Register 14 Interrupt Control Register
CC14IC.CC14IR 7
CC14IC.CC14IE 6
CC14IC.ILVL5 5
CC14IC.ILVL4 4
CC14IC.ILVL3 3
CC14IC.ILVL2 2
CC14IC.GLVL1 1
CC14IC.GLVL0 0
CC15IC 0xFF96 CAPCOM Register 15 Interrupt Control Register
CC15IC.CC15IR 7
CC15IC.CC15IE 6
CC15IC.ILVL5 5
CC15IC.ILVL4 4
CC15IC.ILVL3 3
CC15IC.ILVL2 2
CC15IC.GLVL1 1
CC15IC.GLVL0 0
ADCIC 0xFF98 A/D Converter End of Conversion Interrupt Control Register
ADCIC.ADCIR 7
ADCIC.ADCIE 6
ADCIC.ILVL5 5
ADCIC.ILVL4 4
ADCIC.ILVL3 3
ADCIC.ILVL2 2
ADCIC.GLVL1 1
ADCIC.GLVL0 0
ADEIC 0xFF9A A/D Converter Overrun Error Interrupt Control Reg
ADEIC.ADEIR 7
ADEIC.ADEIE 6
ADEIC.ILVL5 5
ADEIC.ILVL4 4
ADEIC.ILVL3 3
ADEIC.ILVL2 2
ADEIC.GLVL1 1
ADEIC.GLVL0 0
T0IC 0xFF9C CAPCOM Timer 0 Interrupt Control Register
T0IC.T0IR 7
T0IC.T0IE 6
T0IC.ILVL5 5
T0IC.ILVL4 4
T0IC.ILVL3 3
T0IC.ILVL2 2
T0IC.GLVL1 1
T0IC.GLVL0 0
T1IC 0xFF9E CAPCOM Timer 1 Interrupt Control Register
T1IC.T1IR 7
T1IC.T1IE 6
T1IC.ILVL5 5
T1IC.ILVL4 4
T1IC.ILVL3 3
T1IC.ILVL2 2
T1IC.GLVL1 1
T1IC.GLVL0 0
ADCON 0xFFA0 A/D Converter Control Register
ADCON.ADCTC15 15 ADC Conversion Time Control bit 15
ADCON.ADCTC14 14 ADC Conversion Time Control bit 14
ADCON.ADSTC13 13 ADC Sample Time Control bit 13
ADCON.ADSTC12 12 ADC Sample Time Control bit 12
ADCON.ADCRQ 11 ADC Channel Injection Request Flag
ADCON.ADCIN 10 ADC Channel Injection Enable
ADCON.ADWR 9 ADC Wait for Read Control
ADCON.ADBSY 8 ADC Busy Flag
ADCON.ADST 7 ADC Start bit
ADCON.ADM5 5 ADC Mode Selection bit 5
ADCON.ADM4 4 ADC Mode Selection bit 4
ADCON.ADCH3 3 ADC Analog Channel Input Selection bit 3
ADCON.ADCH2 2 ADC Analog Channel Input Selection bit 2
ADCON.ADCH1 1 ADC Analog Channel Input Selection bit 1
ADCON.ADCH0 0 ADC Analog Channel Input Selection bit 0
P5 0xFFA2 Port5 Register (read only)
P5.P5_15 15 Port data register P5 bit 15
P5.P5_14 14 Port data register P5 bit 14
P5.P5_13 13 Port data register P5 bit 13
P5.P5_12 12 Port data register P5 bit 12
P5.P5_11 11 Port data register P5 bit 11
P5.P5_10 10 Port data register P5 bit 10
P5.P5_9 9 Port data register P5 bit 9
P5.P5_8 8 Port data register P5 bit 8
P5.P5_7 7 Port data register P5 bit 7
P5.P5_6 6 Port data register P5 bit 6
P5.P5_5 5 Port data register P5 bit 5
P5.P5_4 4 Port data register P5 bit 4
P5.P5_3 3 Port data register P5 bit 3
P5.P5_2 2 Port data register P5 bit 2
P5.P5_1 1 Port data register P5 bit 1
P5.P5_0 0 Port data register P5 bit 0
P5DIDIS 0xFFA4 Port 5 Schmitt Trigger Analog Inputs
P5DIDIS.P5DIDIS_15 15 Port 5 Digital Disablel register bit 15
P5DIDIS.P5DIDIS_14 14 Port 5 Digital Disablel register bit 14
P5DIDIS.P5DIDIS_13 13 Port 5 Digital Disablel register bit 13
P5DIDIS.P5DIDIS_12 12 Port 5 Digital Disablel register bit 12
P5DIDIS.P5DIDIS_11 11 Port 5 Digital Disablel register bit 11
P5DIDIS.P5DIDIS_10 10 Port 5 Digital Disablel register bit 10
P5DIDIS.P5DIDIS_9 9 Port 5 Digital Disablel register bit 9
P5DIDIS.P5DIDIS_8 8 Port 5 Digital Disablel register bit 8
P5DIDIS.P5DIDIS_7 7 Port 5 Digital Disablel register bit 7
P5DIDIS.P5DIDIS_6 6 Port 5 Digital Disablel register bit 6
P5DIDIS.P5DIDIS_5 5 Port 5 Digital Disablel register bit 5
P5DIDIS.P5DIDIS_4 4 Port 5 Digital Disablel register bit 4
P5DIDIS.P5DIDIS_3 3 Port 5 Digital Disablel register bit 3
P5DIDIS.P5DIDIS_2 2 Port 5 Digital Disablel register bit 2
P5DIDIS.P5DIDIS_1 1 Port 5 Digital Disablel register bit 1
P5DIDIS.P5DIDIS_0 0 Port 5 Digital Disablel register bit 0
TFR 0xFFAC Trap Flag Register
TFR.NMI 15 Non Maskable Interrupt Flag
TFR.STKOF 14 Stack Overflow Flag
TFR.STKUF 13 Stack Underflow Flag
TFR.UNDOPC 7 Undefined Opcode Flag
TFR.PRTFLT 3 Protection Fault Flag
TFR.ILLOPA 2 Illegal Word Operand Access Flag
TFR.ILLINA 1 Illegal Instruction Access Flag
TFR.ILLBUS 0 Illegal External Bus Access Flag
WDTCON 0xFFAE Watchdog Timer Control Register
WDTCON.WDTREL15 15 Watchdog Timer Reload Value (for the high byte) bit 15
WDTCON.WDTREL14 14 Watchdog Timer Reload Value (for the high byte) bit 14
WDTCON.WDTREL13 13 Watchdog Timer Reload Value (for the high byte) bit 13
WDTCON.WDTREL12 12 Watchdog Timer Reload Value (for the high byte) bit 12
WDTCON.WDTREL11 11 Watchdog Timer Reload Value (for the high byte) bit 11
WDTCON.WDTREL10 10 Watchdog Timer Reload Value (for the high byte) bit 10
WDTCON.WDTREL9 9 Watchdog Timer Reload Value (for the high byte) bit 9
WDTCON.WDTREL8 8 Watchdog Timer Reload Value (for the high byte) bit 8
WDTCON.PONR 5 Power-On (Asynchronous) Reset Indication Flag
WDTCON.LHWR 4 Long Hardware Reset Indication Flag
WDTCON.SHWR 3 Short Hardware Reset Indication Flag
WDTCON.SWR 2 Software Reset Indication Flag
WDTCON.WDTR 1 Watchdog Timer Reset Indicatio n Flag
WDTCON.WDTIN 0 Watchdog Timer Input Frequency Selection
S0CON 0xFFB0 Serial Channel 0 Control Register
S0CON.S0R 15 Baudrate Generator Run Bit
S0CON.S0LB 14 LoopBack Mode Enable Bit
S0CON.S0BRS 13 Baudrate Selection Bit
S0CON.S0ODD 12 Parity Selection Bit
S0CON.S0OE 10 Overrun Error Flag
S0CON.S0FE 9 Framing Error Flag
S0CON.S0PE 8 Parity Error Flag
S0CON.S0OEN 7 Overrun Check Enable Bit
S0CON.S0FEN 6 Framing Check Enable Bitasync. operation
S0CON.S0PEN 5 Parity Check Enable Bitasync. operation
S0CON.S0REN 4 Receiver Enable Bit
S0CON.S0STP 3 Number of Stop Bits Selection
S0CON.S0M2 2 ASC0 Mode Control bit 2
S0CON.S0M1 1 ASC0 Mode Control bit 1
S0CON.S0M0 0 ASC0 Mode Control bit 0
SSCCON 0xFFB2 SSC Control Register
P2 0xFFC0 Port2 Register
P2.P2_15 15 Port data register P2 bit 15
P2.P2_14 14 Port data register P2 bit 14
P2.P2_13 13 Port data register P2 bit 13
P2.P2_12 12 Port data register P2 bit 12
P2.P2_11 11 Port data register P2 bit 11
P2.P2_10 10 Port data register P2 bit 10
P2.P2_9 9 Port data register P2 bit 9
P2.P2_8 8 Port data register P2 bit 8
P2.P2_7 7 Port data register P2 bit 7
P2.P2_6 6 Port data register P2 bit 6
P2.P2_5 5 Port data register P2 bit 5
P2.P2_4 4 Port data register P2 bit 4
P2.P2_3 3 Port data register P2 bit 3
P2.P2_2 2 Port data register P2 bit 2
P2.P2_1 1 Port data register P2 bit 1
P2.P2_0 0 Port data register P2 bit 0
DP2 0xFFC2 Port2 Direction Control Register
DP2.DP2_15 15 Port direction register DP2 bit 15
DP2.DP2_14 14 Port direction register DP2 bit 14
DP2.DP2_13 13 Port direction register DP2 bit 13
DP2.DP2_12 12 Port direction register DP2 bit 12
DP2.DP2_11 11 Port direction register DP2 bit 11
DP2.DP2_10 10 Port direction register DP2 bit 10
DP2.DP2_9 9 Port direction register DP2 bit 9
DP2.DP2_8 8 Port direction register DP2 bit 8
DP2.DP2_7 7 Port direction register DP2 bit 7
DP2.DP2_6 6 Port direction register DP2 bit 6
DP2.DP2_5 5 Port direction register DP2 bit 5
DP2.DP2_4 4 Port direction register DP2 bit 4
DP2.DP2_3 3 Port direction register DP2 bit 3
DP2.DP2_2 2 Port direction register DP2 bit 2
DP2.DP2_1 1 Port direction register DP2 bit 1
DP2.DP2_0 0 Port direction register DP2 bit 0
P3 0xFFC4 Port3 Register
P3.P3_15 15 Port data register P3 bit 15
P3.P3_13 13 Port data register P3 bit 13
P3.P3_12 12 Port data register P3 bit 12
P3.P3_11 11 Port data register P3 bit 11
P3.P3_10 10 Port data register P3 bit 10
P3.P3_9 9 Port data register P3 bit 9
P3.P3_8 8 Port data register P3 bit 8
P3.P3_7 7 Port data register P3 bit 7
P3.P3_6 6 Port data register P3 bit 6
P3.P3_5 5 Port data register P3 bit 5
P3.P3_4 4 Port data register P3 bit 4
P3.P3_3 3 Port data register P3 bit 3
P3.P3_2 2 Port data register P3 bit 2
P3.P3_1 1 Port data register P3 bit 1
P3.P3_0 0 Port data register P3 bit 0
DP3 0xFFC6 Port3 Direction Control Register
DP3.DP3_15 15 Port direction register DP3 bit 15
DP3.DP3_13 13 Port direction register DP3 bit 13
DP3.DP3_12 12 Port direction register DP3 bit 12
DP3.DP3_11 11 Port direction register DP3 bit 11
DP3.DP3_10 10 Port direction register DP3 bit 10
DP3.DP3_9 9 Port direction register DP3 bit 9
DP3.DP3_8 8 Port direction register DP3 bit 8
DP3.DP3_7 7 Port direction register DP3 bit 7
DP3.DP3_6 6 Port direction register DP3 bit 6
DP3.DP3_5 5 Port direction register DP3 bit 5
DP3.DP3_4 4 Port direction register DP3 bit 4
DP3.DP3_3 3 Port direction register DP3 bit 3
DP3.DP3_2 2 Port direction register DP3 bit 2
DP3.DP3_1 1 Port direction register DP3 bit 1
DP3.DP3_0 0 Port direction register DP3 bit 0
P4 0xFFC8 Port4 Register (8-bit)
P4.P4_7 7 Port data register P4 bit 7
P4.P4_6 6 Port data register P4 bit 6
P4.P4_5 5 Port data register P4 bit 5
P4.P4_4 4 Port data register P4 bit 4
P4.P4_3 3 Port data register P4 bit 3
P4.P4_2 2 Port data register P4 bit 2
P4.P4_1 1 Port data register P4 bit 1
P4.P4_0 0 Port data register P4 bit 0
DP4 0xFFCA Port4 Direction Control Register
DP4.DP4_7 7 Port direction register DP4 bit 7
DP4.DP4_6 6 Port direction register DP4 bit 6
DP4.DP4_5 5 Port direction register DP4 bit 5
DP4.DP4_4 4 Port direction register DP4 bit 4
DP4.DP4_3 3 Port direction register DP4 bit 3
DP4.DP4_2 2 Port direction register DP4 bit 2
DP4.DP4_1 1 Port direction register DP4 bit 1
DP4.DP4_0 0 Port direction register DP4 bit 0
P6 0xFFCC Port6 Register (8-bit)
P6.P6_7 7 Port data register P6 bit 7
P6.P6_6 6 Port data register P6 bit 6
P6.P6_5 5 Port data register P6 bit 5
P6.P6_4 4 Port data register P6 bit 4
P6.P6_3 3 Port data register P6 bit 3
P6.P6_2 2 Port data register P6 bit 2
P6.P6_1 1 Port data register P6 bit 1
P6.P6_0 0 Port data register P6 bit 0
DP6 0xFFCE Port6 Direction Control Register
DP6.DP6_7 7 Port direction register DP6 bit 7
DP6.DP6_6 6 Port direction register DP6 bit 6
DP6.DP6_5 5 Port direction register DP6 bit 5
DP6.DP6_4 4 Port direction register DP6 bit 4
DP6.DP6_3 3 Port direction register DP6 bit 3
DP6.DP6_2 2 Port direction register DP6 bit 2
DP6.DP6_1 1 Port direction register DP6 bit 1
DP6.DP6_0 0 Port direction register DP6 bit 0
P7 0xFFD0 Port7 Register (8-bit)
P7.P7_7 7 Port data register P7 bit 7
P7.P7_6 6 Port data register P7 bit 6
P7.P7_5 5 Port data register P7 bit 5
P7.P7_4 4 Port data register P7 bit 4
P7.P7_3 3 Port data register P7 bit 3
P7.P7_2 2 Port data register P7 bit 2
P7.P7_1 1 Port data register P7 bit 1
P7.P7_0 0 Port data register P7 bit 0
DP7 0xFFD2 Port7 Direction Control Register
DP7.DP7_7 7 Port direction register DP7 bit 7
DP7.DP7_6 6 Port direction register DP7 bit 6
DP7.DP7_5 5 Port direction register DP7 bit 5
DP7.DP7_4 4 Port direction register DP7 bit 4
DP7.DP7_3 3 Port direction register DP7 bit 3
DP7.DP7_2 2 Port direction register DP7 bit 2
DP7.DP7_1 1 Port direction register DP7 bit 1
DP7.DP7_0 0 Port direction register DP7 bit 0
P8 0xFFD4 Port8 Register (8-bit)
P8.P8_7 7 Port data register P8 bit 7
P8.P8_6 6 Port data register P8 bit 6
P8.P8_5 5 Port data register P8 bit 5
P8.P8_4 4 Port data register P8 bit 4
P8.P8_3 3 Port data register P8 bit 3
P8.P8_2 2 Port data register P8 bit 2
P8.P8_1 1 Port data register P8 bit 1
P8.P8_0 0 Port data register P8 bit 0
DP8 0xFFD6 Port8 Direction Control Register
DP8.DP8_7 7 Port direction register DP8 bit 7
DP8.DP8_6 6 Port direction register DP8 bit 6
DP8.DP8_5 5 Port direction register DP8 bit 5
DP8.DP8_4 4 Port direction register DP8 bit 4
DP8.DP8_3 3 Port direction register DP8 bit 3
DP8.DP8_2 2 Port direction register DP8 bit 2
DP8.DP8_1 1 Port direction register DP8 bit 1
DP8.DP8_0 0 Port direction register DP8 bit 0
MRW 0xFFDA MAC Unit Repeat Word
MRW.MR 15 Repeat Flag
MRW.Repeat_Count_12 12 13-bit unsigned integer value bit 12
MRW.Repeat_Count_11 11 13-bit unsigned integer value bit 11
MRW.Repeat_Count_10 10 13-bit unsigned integer value bit 10
MRW.Repeat_Count_9 9 13-bit unsigned integer value bit 9
MRW.Repeat_Count_8 8 13-bit unsigned integer value bit 8
MRW.Repeat_Count_7 7 13-bit unsigned integer value bit 7
MRW.Repeat_Count_6 6 13-bit unsigned integer value bit 6
MRW.Repeat_Count_5 5 13-bit unsigned integer value bit 5
MRW.Repeat_Count_4 4 13-bit unsigned integer value bit 4
MRW.Repeat_Count_3 3 13-bit unsigned integer value bit 3
MRW.Repeat_Count_2 2 13-bit unsigned integer value bit 2
MRW.Repeat_Count_1 1 13-bit unsigned integer value bit 1
MRW.Repeat_Count_0 0 13-bit unsigned integer value bit 0
MCW 0xFFDC MAC Unit Control Word
MSW 0xFFDE MAC Unit Status Word
MSW.MIR 15 MAC Interrupt Request
MSW.SL 13 Sticky Limit Flag
MSW.E 12 Extension Flag
MSW.SV 11 Sticky Overflow Flag
MSW.C 10 Carry Flag
MSW.Z 9 Zero Flag
MSW.N 8 Negative Flag
MSW.MAE7 7 Accumulator Extension bit 7
MSW.MAE6 6 Accumulator Extension bit 6
MSW.MAE5 5 Accumulator Extension bit 5
MSW.MAE4 4 Accumulator Extension bit 4
MSW.MAE3 3 Accumulator Extension bit 3
MSW.MAE2 2 Accumulator Extension bit 2
MSW.MAE1 1 Accumulator Extension bit 1
MSW.MAE0 0 Accumulator Extension bit 0
.ST10F276
; ST10F276.h
; MEMORY MAP
; Interrupt and reset vector assignments
; INPUT/OUTPUT PORTS
XSSCON 0xE800 XASC Control Register
XSXCBR 0xE80A XASC Baud Rate Register
XS1CON 0xE900 XASC Control Register
XS1CONSET 0xE902 XASC Set Control Register (write only)
XS1CONCLR 0xE904 XASC Clear Control Register (wirte only)
XS1BG 0xE906 XASC Baud Rate Generator Reload Register
XS1TBUF 0xE908 XASC Transmit Buffer Register (write only)
XS1RBUF 0xE90A XASC Receive Buffer Registe
XS1PORT 0xE980 XASC Port Control Register
CR 0xEA00 I2C Control Register
SR1 0xEA02 I2C Status Register 1
SR2 0xEA04 I2C Status Register 2
CCR1 0xEA06 I2C Clock Control Register 1
OAR1 0xEA08 IC2 Own Address Register 1
OAR2 0xEA0A I2C Own Address Register 2
DR 0xEA0C I2C Data Register
CCR2 0xEA0E I2C Clock Control Register 2
XCLKOUTDIV 0xEB02 CLKOUT Divider Control Register
XIR0SEL 0xEB10 X-Interrupt 0 Selection Register (read only)
XIR0SET 0xEB12 X-Interrupt 0 Set Register (write only)
XIF0CLR 0xEB14 X-Interrupt 0 Clear Register (write only)
XIR1SEL 0xEB20 X-Interrupt 1 Selection Register (read only)
XIR1SET 0xEB22 X-Interrupt 1 Set Register (write only)
XIR1CLR 0xEB24 X-Interrupt 1 Clear Register (write only)
XIR2SEL 0xEB30 X-Interrupt 2 Selection Register (read only)
XIR2SET 0xEB32 X-Interrupt 2 Set Register (write only)
XIR2CLR 0xEB34 X-Interrupt 2 Clear Register (write only)
XP1DIDIS 0xEB36 Port 1 Digital Disable Register
XIR3SEL 0xEB40 X-Interrupt 3 Selection Register (read only)
XIR3SET 0xEB42 X-Interrupt 3 Set Register (write only)
XIR3CLR 0xEB44 X-Interrupt 3 Clear Register (write only)
XMISC 0xEB46 XBUS Miscellaneous Features Register
XPWMCON0 0xEC00 XPWM Module Control Register 0
XPWMCON1 0xEC02 XPWM Module Control Register 1
XPOLAR 0xEC04 XPWM Module Channel Polarity Register
XPMWCON0SET 0xEC06 XPWM Module Set Control Register 0 (write only)
XPMWCON0CLR 0xEC08 XPWM Module Clear Control Register 0 (write only)
XPMWCON1SET 0xEC0A XPWM Module Set Control Register 1 (write only)
XPMWCON1CLR 0xEC0C XPWM Module Clear Control Register 1 (write only)
XPT0 0xEC10 XPWM Module Up/Down Register 0
XPT1 0xEC12 XPWM Module Up/Down Register 1
XPT2 0xEC14 XPWM Module Up/Down Register 2
XPT3 0xEC16 XPWM Module Up/Down Register 3
XPP0 0xEC20 XPWM Module Period Register 0
XPP1 0xEC22 XPWM Module Period Register 1
XPP2 0xEC24 XPWM Module Period Register 2
XPP3 0xEC26 XPWM Module Period Register 3
XPW0 0xEC30 XPWM Module Pulse Width Register 0
XPW1 0xEC32 XPWM Module Pulse Width Register 1
XPW2 0xEC34 XPWM Module Pulse Width Register 2
XPW3 0xEC36 XPWM Module Pulse Width Register 3
XPWMPORT 0xEC80 XPWM Module Port Control Register
RTCCON 0xED00 RTC Control Register
RTCPL 0xED06 RTC Prescaler Register Low Byte
RTCPH 0xED08 RTC Prescaler Register High Byte
RTCDL 0xED0A RTC Divider Counter Low Byte
RTCDH 0xED0C RTC Divider Counter High Byte
RTCL 0xED0E RTC Programmable Counter Low Byte
RTCH 0xED10 RTC Programmable Counter High Byte
RTCAL 0xED12 RTC Alarm Register Low Byte
RTCAH 0xED14 RTC Alarm Register High Byte
QX0 0xF000
QX1 0xF002
QR0 0xF004
QR1 0xF006
XPERCON 0xF024
PT0 0xF030
PT1 0xF032
PT2 0xF034
PT3 0xF036
PP0 0xF038
PP1 0xF03A
PP2 0xF03C
PP3 0xF03E
T7 0xF050
T8 0xF052
T7REL 0xF054
T8REL 0xF056
IDPROG 0xF078
IDMEM 0xF07A
IDCHIP 0xF07C
IDMANUF 0xF07E
ADDAT2 0xF0A0
SSCTB 0xF0B0
SSCRB 0xF0B2
SSCBR 0xF0B4
DP0L 0xF100
DP0H 0xF102
DP1L 0xF104
DP1H 0xF106
RP0H 0xF108
CC16IC 0xF160
CC16IC.CC0IR 7
CC16IC.CC0IE 6
CC17IC 0xF162
CC17IC.CC0IR 7
CC17IC.CC0IE 6
CC18IC 0xF164
CC18IC.CC0IR 7
CC18IC.CC0IE 6
CC19IC 0xF166
CC19IC.CC0IR 7
CC19IC.CC0IE 6
CC20IC 0xF168
CC20IC.CC0IR 7
CC20IC.CC0IE 6
CC21IC 0xF16A
CC21IC.CC0IR 7
CC21IC.CC0IE 6
CC22IC 0xF16C
CC22IC.CC0IR 7
CC22IC.CC0IE 6
CC23IC 0xF16E
CC23IC.CC0IR 7
CC23IC.CC0IE 6
CC24IC 0xF170
CC24IC.CC0IR 7
CC24IC.CC0IE 6
CC25IC 0xF172
CC25IC.CC0IR 7
CC25IC.CC0IE 6
CC26IC 0xF174
CC26IC.CC0IR 7
CC26IC.CC0IE 6
CC27IC 0xF176
CC27IC.CC0IR 7
CC27IC.CC0IE 6
CC28IC 0xF178
CC28IC.CC0IR 7
CC28IC.CC0IE 6
T7IC 0xF17A
T7IC.T7IR 7
T7IC.T7IE 6
T8IC 0xF17C
T8IC.T8IR 7
T8IC.T8IE 6
PWMIC 0xF17E
PWMIC.PWMIR 7
PWMIC.PWMIE 6
CC29IC 0xF184
CC29IC.CC0IR 7
CC29IC.CC0IE 6
XP0IC 0xF186
XP0IC.XP0IR 7
XP0IC.XP0IE 6
CC30IC 0xF18C
CC30IC.CC0IR 7
CC30IC.CC0IE 6
XP1IC 0xF18E
XP1IC.XP1IR 7
XP1IC.XP1IE 6
CC31IC 0xF194
CC31IC.CC0IR 7
CC31IC.CC0IE 6
XP2IC 0xF196
XP2IC.XP2IR 7
XP2IC.XP2IE 6
S0TBIC 0xF19C
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
XP3IC 0xF19E
XP3IC.XP3IR 7
XP3IC.XP3IE 6
EXICON 0xF1C0
ODP2 0xF1C2
ODP3 0xF1C6
ODP4 0xF1CA
ODP6 0xF1CE
ODP7 0xF1D2
ODP8 0xF1D6
EXISEL 0xF1DA
SRCP0 0xFCE0
DSTP0 0xFCE2
SRCP1 0xFCE4
DSTP1 0xFCE6
SRCP2 0xFCE8
DSTP2 0xFCEA
SRCP3 0xFCEC
DSTP3 0xFCEE
SRCP4 0xFCF0
DSTP4 0xFCF2
SRCP5 0xFCF4
DSTP5 0xFCF6
SRCP6 0xFCF8
DSTP6 0xFCFA
SRCP7 0xFCFC
DSTP7 0xFCFE
DPP0 0xFE00
DPP1 0xFE02
DPP2 0xFE04
DPP3 0xFE06
CSP 0xFE08
EMUCON 0xFE0A
MDH 0xFE0C
MDL 0xFE0E
CP 0xFE10
SP 0xFE12
STKOV 0xFE14
STKUN 0xFE16
ADDRSEL1 0xFE18
ADDRSEL2 0xFE1A
ADDRSEL3 0xFE1C
ADDRSEL4 0xFE1E
PW0 0xFE30
PW1 0xFE32
PW2 0xFE34
PW3 0xFE36
T2 0xFE40
T3 0xFE42
T4 0xFE44
T5 0xFE46
T6 0xFE48
CAPREL 0xFE4A
T0 0xFE50
T1 0xFE52
T0REL 0xFE54
T1REL 0xFE56
MAL 0xFE5C
MAH 0xFE5E
CC16 0xFE60
CC17 0xFE62
CC18 0xFE64
CC19 0xFE66
CC20 0xFE68
CC21 0xFE6A
CC22 0xFE6C
CC23 0xFE6E
CC24 0xFE70
CC25 0xFE72
CC26 0xFE74
CC27 0xFE76
CC28 0xFE78
CC29 0xFE7A
CC30 0xFE7C
CC31 0xFE7E
CC0 0xFE80
CC1 0xFE82
CC2 0xFE84
CC3 0xFE86
CC4 0xFE88
CC5 0xFE8A
CC6 0xFE8C
CC7 0xFE8E
CC8 0xFE90
CC9 0xFE92
CC10 0xFE94
CC11 0xFE96
CC12 0xFE98
CC13 0xFE9A
CC14 0xFE9C
CC15 0xFE9E
ADDAT 0xFEA0
WDT 0xFEAE
S0TBUF 0xFEB0
S0RBUF 0xFEB2
S0BG 0xFEB4
PECC0 0xFEC0
PECC1 0xFEC2
PECC2 0xFEC4
PECC3 0xFEC6
PECC4 0xFEC8
PECC5 0xFECA
PECC6 0xFECC
PECC7 0xFECE
P0L 0xFF00
P0H 0xFF02
P1L 0xFF04
P1H 0xFF06
IDX0 0xFF08
IDX1 0xFF0A
BUSCON0 0xFF0C
BUSCON0.RDYEN0 12
BUSCON0.BUSACT0 10
BUSCON0.ALECTL0 9
BUSCON0.MTTC0 5
BUSCON0.RWDC0 4
MDC 0xFF0E
MDC.MDRIU 4
PSW 0xFF10
PSW.IEN 11
PSW.HLDEN 10
PSW.USR0 6
PSW.MULIP 5
PSW.E 4
PSW.Z 3
PSW.V 2
PSW.C 1
PSW.N 0
SYSCON 0xFF12
SYSCON.ROMS1 12
SYSCON.SGTEN 11
SYSCON.ROMEN 10
SYSCON.BYTDIS 9
SYSCON.CLKEN 8
SYSCON.WRCFG 7
SYSCON.CSCFG 6
SYSCON.OWDDIS 4
SYSCON.BDRSTEN 3
SYSCON.XPEN 2
SYSCON.VISIBLE 1
SYSCON.XPERSHARE 0
BUSCON1 0xFF14
BUSCON1.CSWEN1 15
BUSCON1.CSREN1 14
BUSCON1.RDYEN1 12
BUSCON1.BUSACT1 10
BUSCON1.ALECTL1 9
BUSCON1.MTTC1 5
BUSCON1.RWDC1 4
BUSCON2 0xFF16
BUSCON2.CSWEN2 15
BUSCON2.CSREN2 14
BUSCON2.RDYEN2 12
BUSCON2.BUSACT2 10
BUSCON2.ALECTL2 9
BUSCON2.MTTC2 5
BUSCON2.RWDC2 4
BUSCON3 0xFF18
BUSCON3.CSWEN3 15
BUSCON3.CSREN3 14
BUSCON3.RDYEN3 12
BUSCON3.BUSACT3 10
BUSCON3.ALECTL3 9
BUSCON3.MTTC3 5
BUSCON3.RWDC3 4
BUSCON4 0xFF1A
BUSCON4.CSWEN4 15
BUSCON4.CSREN4 14
BUSCON4.RDYEN4 12
BUSCON4.BUSACT4 10
BUSCON4.ALECTL4 9
BUSCON4.MTTC4 5
BUSCON4.RWDC4 4
ZEROS 0xFF1C
ONES 0xFF1E
T78CON 0xFF20
T78CON.T8R 14
T78CON.T8M 11
T78CON.T7R 6
T78CON.T7M 3
CCM4 0xFF22
CCM4.ACC19 15
CCM4.ACC18 11
CCM4.ACC17 7
CCM4.ACC16 3
CCM5 0xFF24
CCM5.ACC23 15
CCM5.ACC22 11
CCM5.ACC21 7
CCM5.ACC20 3
CCM6 0xFF26
CCM6.ACC27 15
CCM6.ACC26 11
CCM6.ACC25 7
CCM6.ACC24 3
CCM7 0xFF28
CCM7.ACC31 15
CCM7.ACC30 11
CCM7.ACC29 7
CCM7.ACC28 3
PWMCON0 0xFF30
PWMCON0.PIR3 15
PWMCON0.PIR2 14
PWMCON0.PIR1 13
PWMCON0.PIR0 12
PWMCON0.PIE3 11
PWMCON0.PIE2 10
PWMCON0.PIE1 9
PWMCON0.PIE0 8
PWMCON0.PTI3 7
PWMCON0.PTI2 6
PWMCON0.PTI1 5
PWMCON0.PTI0 4
PWMCON0.PTR3 3
PWMCON0.PTR2 2
PWMCON0.PTR1 1
PWMCON0.PTR0 0
PWMCON1 0xFF32
PWMCON1.PS3 15
PWMCON1.PS2 14
PWMCON1.PB01 12
PWMCON1.PM3 7
PWMCON1.PM2 6
PWMCON1.PM1 5
PWMCON1.PM0 4
PWMCON1.PEN3 3
PWMCON1.PEN2 2
PWMCON1.PEN1 1
PWMCON1.PEN0 0
T2CON 0xFF40
T2CON.T2UDE 8
T2CON.T2UD 7
T2CON.T2R 6
T3CON 0xFF42
T3CON.T3OTL 10
T3CON.T3OE 9
T3CON.T3UDE 8
T3CON.T3UD 7
T3CON.T3R 6
T4CON 0xFF44
T4CON.T4UDE 8
T4CON.T4UD 7
T4CON.T4R 6
T5CON 0xFF46
T5CON.T5SC 15
T5CON.T5CLR 14
T5CON.T5UDE 8
T5CON.T5UD 7
T5CON.T5R 6
T6CON 0xFF48
T6CON.T6SR 15
T6CON.T6OTL 10
T6CON.T6OE 9
T6CON.T6UDE 8
T6CON.T6UD 7
T6CON.T6R 6
T01CON 0xFF50
T01CON.T1R 14
T01CON.T1M 11
T01CON.T0R 6
T01CON.T0M 3
CCM0 0xFF52
CCM0.ACC3 15
CCM0.ACC2 11
CCM0.ACC1 7
CCM0.ACC0 3
CCM1 0xFF54
CCM1.ACC7 15
CCM1.ACC6 11
CCM1.ACC5 7
CCM1.ACC4 3
CCM2 0xFF56
CCM2.ACC11 15
CCM2.ACC10 11
CCM2.ACC9 7
CCM2.ACC8 3
CCM3 0xFF58
CCM3.ACC15 15
CCM3.ACC14 11
CCM3.ACC13 7
CCM3.ACC12 3
T2IC 0xFF60
T2IC.T2IR 7
T2IC.T2IE 6
T3IC 0xFF62
T3IC.T3IR 7
T3IC.T3IE 6
T4IC 0xFF64
T4IC.T4IR 7
T4IC.T4IE 6
T5IC 0xFF66
T5IC.T5IR 7
T5IC.T5IE 6
T6IC 0xFF68
T6IC.T6IR 7
T6IC.T6IE 6
CRIC 0xFF6A
CRIC.CRIR 7
CRIC.CRIE 6
S0TIC 0xFF6C
S0TIC.S0TIR 7
S0TIC.S0TIE 6
S0RIC 0xFF6E
S0RIC.S0RIR 7
S0RIC.S0RIE 6
S0EIC 0xFF70
S0EIC.S0EIR 7
S0EIC.S0EIE 6
SSCTIC 0xFF72
SSCTIC.SSCTIR 7
SSCTIC.SSCTIE 6
SSCRIC 0xFF74
SSCRIC.SSCRIR 7
SSCRIC.SSCRIE 6
SSCEIC 0xFF76
SSCEIC.SSCEIR 7
SSCEIC.SSCEIE 6
CC0IC 0xFF78
CC0IC.CC0IR 7
CC0IC.CC0IE 6
CC1IC 0xFF7A
CC1IC.CC0IR 7
CC1IC.CC0IE 6
CC2IC 0xFF7C
CC2IC.CC0IR 7
CC2IC.CC0IE 6
CC3IC 0xFF7E
CC3IC.CC0IR 7
CC3IC.CC0IE 6
CC4IC 0xFF80
CC4IC.CC0IR 7
CC4IC.CC0IE 6
CC5IC 0xFF82
CC5IC.CC0IR 7
CC5IC.CC0IE 6
CC6IC 0xFF84
CC6IC.CC0IR 7
CC6IC.CC0IE 6
CC7IC 0xFF86
CC7IC.CC0IR 7
CC7IC.CC0IE 6
CC8IC 0xFF88
CC8IC.CC0IR 7
CC8IC.CC0IE 6
CC9IC 0xFF8A
CC9IC.CC0IR 7
CC9IC.CC0IE 6
CC10IC 0xFF8C
CC10IC.CC0IR 7
CC10IC.CC0IE 6
CC11IC 0xFF8E
CC11IC.CC0IR 7
CC11IC.CC0IE 6
CC12IC 0xFF90
CC12IC.CC0IR 7
CC12IC.CC0IE 6
CC13IC 0xFF92
CC13IC.CC0IR 7
CC13IC.CC0IE 6
CC14IC 0xFF94
CC14IC.CC0IR 7
CC14IC.CC0IE 6
CC15IC 0xFF96
CC15IC.CC0IR 7
CC15IC.CC0IE 6
ADCIC 0xFF98
ADCIC.ADCIR 7
ADCIC.ADCIE 6
ADEIC 0xFF9A
ADEIC.ADEIR 7
ADEIC.ADEIE 6
T0IC 0xFF9C
T0IC.T0IR 7
T0IC.T0IE 6
T1IC 0xFF9E
T1IC.T1IE 6
T1IC.T1IR 7
ADCON 0xFFA0
ADCON.ADCRQ 11
ADCON.ADCIN 10
ADCON.ADWR 9
ADCON.ADBSY 8
ADCON.ADST 7
P5 0xFFA2
P5.T2EUD 15
P5.T4EUD 14
P5.T5IN 13
P5.T6IN 12
P5.T5EUD 11
P5.T6EUD 10
P5DIDIS 0xFFA4
TFR 0xFFAC
TFR.NMI 15
TFR.STKOF 14
TFR.STKUF 13
TFR.UNDOPC 7
TFR.PRTFLT 3
TFR.ILLOPA 2
TFR.ILLINA 1
TFR.ILLBUS 0
WDTCON 0xFFAE
WDTCON.WDTPRE 7
WDTCON.PONR 5
WDTCON.LHWR 4
WDTCON.SHWR 3
WDTCON.SWR 2
WDTCON.WDTR 1
WDTCON.WDTIN 0
S0CON 0xFFB0
S0CON.S0R 15
S0CON.S0LB 14
S0CON.S0BRS 13
S0CON.S0ODD 12
S0CON.S0OE 10
S0CON.S0FE 9
S0CON.S0PE 8
S0CON.S0OEN 7
S0CON.S0FEN 6
S0CON.S0PEN 5
S0CON.S0REN 4
S0CON.S0STP 3
SSCCON 0xFFB2 (???)
SSCCON.SSCEN 15
SSCCON.SSCMS 14
SSCCON.SSCBSY 12
; SSCCON.SSCBEN 11
SSCCON.SSCBE 11
; SSCCON.SSCPEN 10
SSCCON.SSCPE 10
; SSCCON.SSCREN 9
SSCCON.SSCRE 9
; SSCCON.SSCTEN 8
SSCCON.SSCTE 8
SSCCON.SSCPO 6
SSCCON.SSCPH 5
SSCCON.SSCHB 4
P2 0xFFC0
DP2 0xFFC2
P3 0xFFC4
P3.T2IN 7
P3.T3IN 6
P3.T4IN 5
P3.T3EUD 4
P3.T3OUT 3
P3.CAPIN 2
P3.T6OUT 1
P3.T0IN 0
DP3 0xFFC6
P4 0xFFC8
DP4 0xFFCA
P6 0xFFCC
DP6 0xFFCE
P7 0xFFD0
DP7 0xFFD2
P8 0xFFD4
DP8 0xFFD6
MRW 0xFFDA
MCW 0xFFDC
MCW.MIE 15
MCW.LM 14
MCW.EM 13
MCW.VM 12
MCW.CW 11
MCW.MP 10
MCW.MS 9
MSW 0xFFDE
MSW.MIR 15
MSW.MSL 13
MSW.ME 12
MSW.MSV 11
MSW.MC 10
MSW.MZ 9
MSW.MN 8
.ST10F280
; http://us.st.com/stonline/books/pdf/docs/8630.pdf
; MEMORY MAP
; area DATA ROM 0x0000:0x8000 (???)
area DATA XRAM 0x8000:0xC000
area DATA X_REG 0xC000:0xC400
area BSS RESERVED 0xC400:0xEC00
area DATA XPWM 0xEC00:0xED00
area DATA CAN2 0xEE00:0xEF00
area DATA CAN1 0xEF00:0xF000
area DATA E_SFR 0xF000:0xF200
area DATA IRAM 0xF600:0xFE00
area DATA SFR 0xFE00:0x10000
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMI_ 0x0008 Non-Maskable Interrupt
entry STKOF_ 0x0010 Stack Overflow
entry STKUF_ 0x0018 Stack Underflow
entry CBHT_ 0x0028 Class B Hardware Traps:
entry CC0INT_ 0x0040 CAPCOM Register 0
entry CC1INT_ 0x0044 CAPCOM Register 1
entry CC2INT_ 0x0048 CAPCOM Register 2
entry CC3INT_ 0x004C CAPCOM Register 3
entry CC4INT_ 0x0050 CAPCOM Register 4
entry CC5INT_ 0x0054 CAPCOM Register 5
entry CC6INT_ 0x0058 CAPCOM Register 6
entry CC7INT_ 0x005C CAPCOM Register 7
entry CC8INT_ 0x0060 CAPCOM Register 8
entry CC9INT_ 0x0064 CAPCOM Register 9
entry CC10INT_ 0x0068 CAPCOM Register 10
entry CC11INT_ 0x006C CAPCOM Register 11
entry CC12INT_ 0x0070 CAPCOM Register 12
entry CC13INT_ 0x0074 CAPCOM Register 13
entry CC14INT_ 0x0078 CAPCOM Register 14
entry CC15INT_ 0x007C CAPCOM Register 15
entry T0INT_ 0x0080 CAPCOM Timer 0
entry T1INT_ 0x0084 CAPCOM Timer 1
entry T2INT_ 0x0088 GPT1 Timer 2
entry T3INT_ 0x008C GPT1 Timer 3
entry T4INT_ 0x0090 GPT1 Timer 4
entry T5INT_ 0x0094 GPT1 Timer 5
entry T6INT_ 0x0098 GPT1 Timer 6
entry CRINT_ 0x009C GPT2 CAPREL Register
entry ADCINT_ 0x00A0 A/D Conversion Complete
entry ADEINT_ 0x00A4 A/D Overrun Error
entry S0TINT_ 0x00A8 ASC0 Transmit
entry S0RINT_ 0x00AC ASC0 Receive
entry S0EINT_ 0x00B0 ASC0 Error
entry SSCTINT_ 0x00B4 SSC Transmit
entry SSCRINT_ 0x00B8 SSC Receive
entry SSCEINT_ 0x00BC SSC Error
entry CC16INT_ 0x00C0 CAPCOM Register 16
entry CC17INT_ 0x00C4 CAPCOM Register 17
entry CC18INT_ 0x00C8 CAPCOM Register 18
entry CC19INT_ 0x00CC CAPCOM Register 19
entry CC20INT_ 0x00D0 CAPCOM Register 20
entry CC21INT_ 0x00D4 CAPCOM Register 21
entry CC22INT_ 0x00D8 CAPCOM Register 22
entry CC23INT_ 0x00DC CAPCOM Register 23
entry CC24INT_ 0x00E0 CAPCOM Register 24
entry CC25INT_ 0x00E4 CAPCOM Register 25
entry CC26INT_ 0x00E8 CAPCOM Register 26
entry CC27INT_ 0x00EC CAPCOM Register 27
entry CC28INT_ 0x00F0 CAPCOM Register 28
entry T7INT_ 0x00F4 CAPCOM Timer 7
entry T8INT_ 0x00F8 CAPCOM Timer 8
entry PWMINT_ 0x00FC PWM Channel 0...3
entry XP0INT_ 0x0100 CAN1 Interface
entry XP1INT_ 0x0104 CAN2 Interface
entry XP2INT_ 0x0108 XPWM
entry XP3INT_ 0x010C PLL Unlock
entry CC29INT_ 0x0110 CAPCOM Register 29
entry CC30INT_ 0x0114 CAPCOM Register 30
entry CC31INT_ 0x0118 CAPCOM Register 31
entry S0TBINT_ 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
; X Registers
XTCR 0xC000 Xtimer Control Register
XTCR.TFP3 9 Timer Frequency Prescaler 3
XTCR.TFP2 8 Timer Frequency Prescaler 2
XTCR.TFP1 7 Timer Frequency Prescaler 1
XTCR.TFP0 6 Timer Frequency Prescaler 0
XTCR.TCM 5 Timer Clock Mode Must be Cleared
XTCR.TIE 4 Timer Output Enable
XTCR.TCS 3 Timer Continue / Stop
XTCR.TLE 2 Timer Load Enable
XTCR.TUD 1 Timer Up / Down Counting
XTCR.TEN 0 Timer Enable
XTSVR 0xC002 Xtimer Start Value Register
XTSVR.TSVR15 15 Timer Start Value 15
XTSVR.TSVR14 14 Timer Start Value 14
XTSVR.TSVR13 13 Timer Start Value 13
XTSVR.TSVR12 12 Timer Start Value 12
XTSVR.TSVR11 11 Timer Start Value 11
XTSVR.TSVR10 10 Timer Start Value 10
XTSVR.TSVR9 9 Timer Start Value 9
XTSVR.TSVR8 8 Timer Start Value 8
XTSVR.TSVR7 7 Timer Start Value 7
XTSVR.TSVR6 6 Timer Start Value 6
XTSVR.TSVR5 5 Timer Start Value 5
XTSVR.TSVR4 4 Timer Start Value 4
XTSVR.TSVR3 3 Timer Start Value 3
XTSVR.TSVR2 2 Timer Start Value 2
XTSVR.TSVR1 1 Timer Start Value 1
XTSVR.TSVR0 0 Timer Start Value 0
XTEVR 0xC004 Xtimer End Value Register
XTEVR.TEVR15 15 Timer End Value 15
XTEVR.TEVR14 14 Timer End Value 14
XTEVR.TEVR13 13 Timer End Value 13
XTEVR.TEVR12 12 Timer End Value 12
XTEVR.TEVR11 11 Timer End Value 11
XTEVR.TEVR10 10 Timer End Value 10
XTEVR.TEVR9 9 Timer End Value 9
XTEVR.TEVR8 8 Timer End Value 8
XTEVR.TEVR7 7 Timer End Value 7
XTEVR.TEVR6 6 Timer End Value 6
XTEVR.TEVR5 5 Timer End Value 5
XTEVR.TEVR4 4 Timer End Value 4
XTEVR.TEVR3 3 Timer End Value 3
XTEVR.TEVR2 2 Timer End Value 2
XTEVR.TEVR1 1 Timer End Value 1
XTEVR.TEVR0 0 Timer End Value 0
XTCVR 0xC006 Xtimer Current Value Register
XTCVR.TCVR15 15 Timer Current Value 15
XTCVR.TCVR14 14 Timer Current Value 14
XTCVR.TCVR13 13 Timer Current Value 13
XTCVR.TCVR12 12 Timer Current Value 12
XTCVR.TCVR11 11 Timer Current Value 11
XTCVR.TCVR10 10 Timer Current Value 10
XTCVR.TCVR9 9 Timer Current Value 9
XTCVR.TCVR8 8 Timer Current Value 8
XTCVR.TCVR7 7 Timer Current Value 7
XTCVR.TCVR6 6 Timer Current Value 6
XTCVR.TCVR5 5 Timer Current Value 5
XTCVR.TCVR4 4 Timer Current Value 4
XTCVR.TCVR3 3 Timer Current Value 3
XTCVR.TCVR2 2 Timer Current Value 2
XTCVR.TCVR1 1 Timer Current Value 1
XTCVR.TCVR0 0 Timer Current Value 0
XP9 0xC100 Data Register Xport9
XP9.XP9_15 15 Port data register XP9 bit 15
XP9.XP9_14 14 Port data register XP9 bit 14
XP9.XP9_13 13 Port data register XP9 bit 13
XP9.XP9_12 12 Port data register XP9 bit 12
XP9.XP9_11 11 Port data register XP9 bit 11
XP9.XP9_10 10 Port data register XP9 bit 10
XP9.XP9_9 9 Port data register XP9 bit 9
XP9.XP9_8 8 Port data register XP9 bit 8
XP9.XP9_7 7 Port data register XP9 bit 7
XP9.XP9_6 6 Port data register XP9 bit 6
XP9.XP9_5 5 Port data register XP9 bit 5
XP9.XP9_4 4 Port data register XP9 bit 4
XP9.XP9_3 3 Port data register XP9 bit 3
XP9.XP9_2 2 Port data register XP9 bit 2
XP9.XP9_1 1 Port data register XP9 bit 1
XP9.XP9_0 0 Port data register XP9 bit 0
XP9SET 0xC102 Bit Set Data Register Xport9
XP9SET.XP9SET_15 15
XP9SET.XP9SET_14 14
XP9SET.XP9SET_13 13
XP9SET.XP9SET_12 12
XP9SET.XP9SET_11 11
XP9SET.XP9SET_10 10
XP9SET.XP9SET_9 9
XP9SET.XP9SET_8 8
XP9SET.XP9SET_7 7
XP9SET.XP9SET_6 6
XP9SET.XP9SET_5 5
XP9SET.XP9SET_4 4
XP9SET.XP9SET_3 3
XP9SET.XP9SET_2 2
XP9SET.XP9SET_1 1
XP9SET.XP9SET_0 0
XP9CLR 0xC104 Bit Clear Data Register Xport9
XP9CLR.XP9CLR_15 15
XP9CLR.XP9CLR_14 14
XP9CLR.XP9CLR_13 13
XP9CLR.XP9CLR_12 12
XP9CLR.XP9CLR_11 11
XP9CLR.XP9CLR_10 10
XP9CLR.XP9CLR_9 9
XP9CLR.XP9CLR_8 8
XP9CLR.XP9CLR_7 7
XP9CLR.XP9CLR_6 6
XP9CLR.XP9CLR_5 5
XP9CLR.XP9CLR_4 4
XP9CLR.XP9CLR_3 3
XP9CLR.XP9CLR_2 2
XP9CLR.XP9CLR_1 1
XP9CLR.XP9CLR_0 0
XDP9 0xC200 Direction Register Xport9
XDP9.XDP9_15 15 Port direction register XDP9 bit 15
XDP9.XDP9_14 14 Port direction register XDP9 bit 14
XDP9.XDP9_13 13 Port direction register XDP9 bit 13
XDP9.XDP9_12 12 Port direction register XDP9 bit 12
XDP9.XDP9_11 11 Port direction register XDP9 bit 11
XDP9.XDP9_10 10 Port direction register XDP9 bit 10
XDP9.XDP9_9 9 Port direction register XDP9 bit 9
XDP9.XDP9_8 8 Port direction register XDP9 bit 8
XDP9.XDP9_7 7 Port direction register XDP9 bit 7
XDP9.XDP9_6 6 Port direction register XDP9 bit 6
XDP9.XDP9_5 5 Port direction register XDP9 bit 5
XDP9.XDP9_4 4 Port direction register XDP9 bit 4
XDP9.XDP9_3 3 Port direction register XDP9 bit 3
XDP9.XDP9_2 2 Port direction register XDP9 bit 2
XDP9.XDP9_1 1 Port direction register XDP9 bit 1
XDP9.XDP9_0 0 Port direction register XDP9 bit 0
XDP9SET 0xC202 Bit Set Direction Register Xport9
XDP9SET.XDP9SET_15 15
XDP9SET.XDP9SET_14 14
XDP9SET.XDP9SET_13 13
XDP9SET.XDP9SET_12 12
XDP9SET.XDP9SET_11 11
XDP9SET.XDP9SET_10 10
XDP9SET.XDP9SET_9 9
XDP9SET.XDP9SET_8 8
XDP9SET.XDP9SET_7 7
XDP9SET.XDP9SET_6 6
XDP9SET.XDP9SET_5 5
XDP9SET.XDP9SET_4 4
XDP9SET.XDP9SET_3 3
XDP9SET.XDP9SET_2 2
XDP9SET.XDP9SET_1 1
XDP9SET.XDP9SET_0 0
XDP9CLR 0xC204 Bit Clear Direction Register Xport9
XDP9CLR.XDP9CLR_15 15
XDP9CLR.XDP9CLR_14 14
XDP9CLR.XDP9CLR_13 13
XDP9CLR.XDP9CLR_12 12
XDP9CLR.XDP9CLR_11 11
XDP9CLR.XDP9CLR_10 10
XDP9CLR.XDP9CLR_9 9
XDP9CLR.XDP9CLR_8 8
XDP9CLR.XDP9CLR_7 7
XDP9CLR.XDP9CLR_6 6
XDP9CLR.XDP9CLR_5 5
XDP9CLR.XDP9CLR_4 4
XDP9CLR.XDP9CLR_3 3
XDP9CLR.XDP9CLR_2 2
XDP9CLR.XDP9CLR_1 1
XDP9CLR.XDP9CLR_0 0
XODP9 0xC300 Open Drain Control Register Xport9
XODP9.XODP9_15 15 Port 9 Open Drain control register bit 15
XODP9.XODP9_14 14 Port 9 Open Drain control register bit 14
XODP9.XODP9_13 13 Port 9 Open Drain control register bit 13
XODP9.XODP9_12 12 Port 9 Open Drain control register bit 12
XODP9.XODP9_11 11 Port 9 Open Drain control register bit 11
XODP9.XODP9_10 10 Port 9 Open Drain control register bit 10
XODP9.XODP9_9 9 Port 9 Open Drain control register bit 9
XODP9.XODP9_8 8 Port 9 Open Drain control register bit 8
XODP9.XODP9_7 7 Port 9 Open Drain control register bit 7
XODP9.XODP9_6 6 Port 9 Open Drain control register bit 6
XODP9.XODP9_5 5 Port 9 Open Drain control register bit 5
XODP9.XODP9_4 4 Port 9 Open Drain control register bit 4
XODP9.XODP9_3 3 Port 9 Open Drain control register bit 3
XODP9.XODP9_2 2 Port 9 Open Drain control register bit 2
XODP9.XODP9_1 1 Port 9 Open Drain control register bit 1
XODP9.XODP9_0 0 Port 9 Open Drain control register bit 0
XODP9SET 0xC302 Bit Set Open Drain Control Register Xport9
XODP9SET.XODP9SET_15 15
XODP9SET.XODP9SET_14 14
XODP9SET.XODP9SET_13 13
XODP9SET.XODP9SET_12 12
XODP9SET.XODP9SET_11 11
XODP9SET.XODP9SET_10 10
XODP9SET.XODP9SET_9 9
XODP9SET.XODP9SET_8 8
XODP9SET.XODP9SET_7 7
XODP9SET.XODP9SET_6 6
XODP9SET.XODP9SET_5 5
XODP9SET.XODP9SET_4 4
XODP9SET.XODP9SET_3 3
XODP9SET.XODP9SET_2 2
XODP9SET.XODP9SET_1 1
XODP9SET.XODP9SET_0 0
XODP9CLR 0xC304 Bit clear Open drain Control register Xport9
XODP9CLR.XODP9CLR_15 15
XODP9CLR.XODP9CLR_14 14
XODP9CLR.XODP9CLR_13 13
XODP9CLR.XODP9CLR_12 12
XODP9CLR.XODP9CLR_11 11
XODP9CLR.XODP9CLR_10 10
XODP9CLR.XODP9CLR_9 9
XODP9CLR.XODP9CLR_8 8
XODP9CLR.XODP9CLR_7 7
XODP9CLR.XODP9CLR_6 6
XODP9CLR.XODP9CLR_5 5
XODP9CLR.XODP9CLR_4 4
XODP9CLR.XODP9CLR_3 3
XODP9CLR.XODP9CLR_2 2
XODP9CLR.XODP9CLR_1 1
XODP9CLR.XODP9CLR_0 0
XP10 0xC380 Read only Data register Xport10
XP10.XP10_15 15 Port data register XP10 bit 15
XP10.XP10_14 14 Port data register XP10 bit 14
XP10.XP10_13 13 Port data register XP10 bit 13
XP10.XP10_12 12 Port data register XP10 bit 12
XP10.XP10_11 11 Port data register XP10 bit 11
XP10.XP10_10 10 Port data register XP10 bit 10
XP10.XP10_9 9 Port data register XP10 bit 9
XP10.XP10_8 8 Port data register XP10 bit 8
XP10.XP10_7 7 Port data register XP10 bit 7
XP10.XP10_6 6 Port data register XP10 bit 6
XP10.XP10_5 5 Port data register XP10 bit 5
XP10.XP10_4 4 Port data register XP10 bit 4
XP10.XP10_3 3 Port data register XP10 bit 3
XP10.XP10_2 2 Port data register XP10 bit 2
XP10.XP10_1 1 Port data register XP10 bit 1
XP10.XP10_0 0 Port data register XP10 bit 0
XP10DIDIS 0xC382 Xport10 Schmitt Trigger Input Selection
XP10DIDIS.XP10DIDIS_15 15 XPort 10 Digital Disable register bit 15
XP10DIDIS.XP10DIDIS_14 14 XPort 10 Digital Disable register bit 14
XP10DIDIS.XP10DIDIS_13 13 XPort 10 Digital Disable register bit 13
XP10DIDIS.XP10DIDIS_12 12 XPort 10 Digital Disable register bit 12
XP10DIDIS.XP10DIDIS_11 11 XPort 10 Digital Disable register bit 11
XP10DIDIS.XP10DIDIS_10 10 XPort 10 Digital Disable register bit 10
XP10DIDIS.XP10DIDIS_9 9 XPort 10 Digital Disable register bit 9
XP10DIDIS.XP10DIDIS_8 8 XPort 10 Digital Disable register bit 8
XP10DIDIS.XP10DIDIS_7 7 XPort 10 Digital Disable register bit 7
XP10DIDIS.XP10DIDIS_6 6 XPort 10 Digital Disable register bit 6
XP10DIDIS.XP10DIDIS_5 5 XPort 10 Digital Disable register bit 5
XP10DIDIS.XP10DIDIS_4 4 XPort 10 Digital Disable register bit 4
XP10DIDIS.XP10DIDIS_3 3 XPort 10 Digital Disable register bit 3
XP10DIDIS.XP10DIDIS_2 2 XPort 10 Digital Disable register bit 2
XP10DIDIS.XP10DIDIS_1 1 XPort 10 Digital Disable register bit 1
XP10DIDIS.XP10DIDIS_0 0 XPort 10 Digital Disable register bit 0
XADCMUX 0xC384 Port5 or PortX10 ADC Input Selection
XADCMUX.XADCMUX 0
XPWMCON0 0xEC00 XPWM Control Register 0
XPWMCON0.PIR3 15 XPWM Channel 3 Interrupt Request Flag
XPWMCON0.PIR2 14 XPWM Channel 2 Interrupt Request Flag
XPWMCON0.PIR1 13 XPWM Channel 1 Interrupt Request Flag
XPWMCON0.PIR0 12 XPWM Channel 0 Interrupt Request Flag
XPWMCON0.PIE3 11 XPWM Channel 3 Interrupt Enable Flag
XPWMCON0.PIE2 10 XPWM Channel 2 Interrupt Enable Flag
XPWMCON0.PIE1 9 XPWM Channel 1 Interrupt Enable Flag
XPWMCON0.PIE0 8 XPWM Channel 0 Interrupt Enable Flag
XPWMCON0.PTI3 7 XPWM Timer 3 Input Clock Selection
XPWMCON0.PTI2 6 XPWM Timer 2 Input Clock Selection
XPWMCON0.PTI1 5 XPWM Timer 1 Input Clock Selection
XPWMCON0.PTI0 4 XPWM Timer 0 Input Clock Selection
XPWMCON0.PTR3 3 XPWM Timer 3 Run Control bit
XPWMCON0.PTR2 2 XPWM Timer 2 Run Control bit
XPWMCON0.PTR1 1 XPWM Timer 1 Run Control bit
XPWMCON0.PTR0 0 XPWM Timer 0 Run Control bit
XPWMCON1 0xEC02 XPWM Control Register 1
XPWMCON1.PS3 15 XPWM Channel 3 Single Shot Mode Control bit
XPWMCON1.PS2 14 XPWM Channel 2 Single Shot Mode Control bit
XPWMCON1.PB01 12 XPWM Channel 0/1 Burst Mode Control bit
XPWMCON1.PM3 7 XPWM Channel 3 Mode Control bit
XPWMCON1.PM2 6 XPWM Channel 2 Mode Control bit
XPWMCON1.PM1 5 XPWM Channel 1 Mode Control bit
XPWMCON1.PM0 4 XPWM Channel 0 Mode Control bit
XPWMCON1.PEN3 3 XPWM Channel 3 Output Enable bit
XPWMCON1.PEN2 2 XPWM Channel 2 Output Enable bit
XPWMCON1.PEN1 1 XPWM Channel 1 Output Enable bit
XPWMCON1.PEN0 0 XPWM Channel 0 Output Enable bit
XPOLAR 0xEC04 XPWM Channel Polarity Control Register
XPOLAR.XPOLAR_3 3 XPOLAR Channel 3 polarity Bit
XPOLAR.XPOLAR_2 2 XPOLAR Channel 2 polarity Bit
XPOLAR.XPOLAR_1 1 XPOLAR Channel 1 polarity Bit
XPOLAR.XPOLAR_0 0 XPOLAR Channel 0 polarity Bit
XPT0 0xEC10 XPWM Timer Counter Register 0
XPT1 0xEC12 XPWM Timer Counter Register 1
XPT2 0xEC14 XPWM Timer Counter Register 2
XPT3 0xEC16 XPWM Timer Counter Register 3
XPP0 0xEC20 XPWM Period Register 0
XPP1 0xEC22 XPWM Period Register 1
XPP2 0xEC24 XPWM Period Register 2
XPP3 0xEC26 XPWM Period Register 3
XPW0 0xEC30 XPWM Pulse Width Register 0
XPW1 0xEC32 XPWM Pulse Width Register 1
XPW2 0xEC34 XPWM Pulse Width Register 2
XPW3 0xEC36 XPWM Pulse Width Register 3
; CAN
CAN2CSR 0xEE00 CAN2 Control/Status Register
CAN2CSR.BOFF 15 Busoff Status
CAN2CSR.EWRN 14 Error Warning Status
CAN2CSR.RXOK 12 Received Message Successfully
CAN2CSR.TXOK 11 Transmitted Message Successfully
CAN2CSR.LEC10 10 Last Error Code 10
CAN2CSR.LEC9 9 Last Error Code 9
CAN2CSR.LEC8 8 Last Error Code 8
CAN2CSR.TST 7 Test Mode
CAN2CSR.CCE 6 Configuration Change Enable
CAN2CSR.EIE 3 Error Interrupt Enable
CAN2CSR.SIE 2 Status Change Interrupt Enable
CAN2CSR.IE 1 Interrupt Enable
CAN2CSR.INIT 0 Initialization
CAN2IR 0xEE02 CAN2 Interrupt Register
CAN2IR.INTID7 7 Interrupt Identifier 7
CAN2IR.INTID6 6 Interrupt Identifier 6
CAN2IR.INTID5 5 Interrupt Identifier 5
CAN2IR.INTID4 4 Interrupt Identifier 4
CAN2IR.INTID3 3 Interrupt Identifier 3
CAN2IR.INTID2 2 Interrupt Identifier 2
CAN2IR.INTID1 1 Interrupt Identifier 1
CAN2IR.INTID0 0 Interrupt Identifier 0
CAN2BTR 0xEE04 CAN2 Bit Timing Register
CAN2BTR.TSEG2_14 14 Time Segment after sample point 14
CAN2BTR.TSEG2_13 13 Time Segment after sample point 13
CAN2BTR.TSEG2_12 12 Time Segment after sample point 12
CAN2BTR.TSEG1_11 11 Time Segment before sample point 11
CAN2BTR.TSEG1_10 10 Time Segment before sample point 10
CAN2BTR.TSEG1_9 9 Time Segment before sample point 9
CAN2BTR.TSEG1_8 8 Time Segment before sample point 8
CAN2BTR.SJW7 7 (Re)Synchronization Jump Width 7
CAN2BTR.SJW6 6 (Re)Synchronization Jump Width 6
CAN2BTR.BRP5 5 Baud Rate Prescaler 5
CAN2BTR.BRP4 4 Baud Rate Prescaler 4
CAN2BTR.BRP3 3 Baud Rate Prescaler 3
CAN2BTR.BRP2 2 Baud Rate Prescaler 2
CAN2BTR.BRP1 1 Baud Rate Prescaler 1
CAN2BTR.BRP0 0 Baud Rate Prescaler 0
CAN2GMS 0xEE06 CAN2 Global Mask Short
CAN2GMS.ID20 15 Identifier 20
CAN2GMS.ID19 14 Identifier 19
CAN2GMS.ID18 13 Identifier 18
CAN2GMS.ID28 7 Identifier 28
CAN2GMS.ID27 6 Identifier 27
CAN2GMS.ID26 5 Identifier 26
CAN2GMS.ID25 4 Identifier 25
CAN2GMS.ID24 3 Identifier 24
CAN2GMS.ID23 2 Identifier 23
CAN2GMS.ID22 1 Identifier 22
CAN2GMS.ID21 0 Identifier 21
CAN2UGML 0xEE08 CAN2 Upper Global Mask Long
CAN2UGML.ID20 15 Identifier 20
CAN2UGML.ID19 14 Identifier 19
CAN2UGML.ID18 13 Identifier 18
CAN2UGML.ID17 12 Identifier 17
CAN2UGML.ID16 11 Identifier 16
CAN2UGML.ID15 10 Identifier 15
CAN2UGML.ID14 9 Identifier 14
CAN2UGML.ID13 8 Identifier 13
CAN2UGML.ID28 7 Identifier 28
CAN2UGML.ID27 6 Identifier 27
CAN2UGML.ID26 5 Identifier 26
CAN2UGML.ID25 4 Identifier 25
CAN2UGML.ID24 3 Identifier 24
CAN2UGML.ID23 2 Identifier 23
CAN2UGML.ID22 1 Identifier 22
CAN2UGML.ID21 0 Identifier 21
CAN2LGML 0xEE0A CAN2 Lower Global Mask Long
CAN2LGML.ID4 15 Identifier 4
CAN2LGML.ID3 14 Identifier 3
CAN2LGML.ID2 13 Identifier 2
CAN2LGML.ID1 12 Identifier 1
CAN2LGML.ID0 11 Identifier 0
CAN2LGML.ID12 7 Identifier 12
CAN2LGML.ID11 6 Identifier 11
CAN2LGML.ID10 5 Identifier 10
CAN2LGML.ID9 4 Identifier 9
CAN2LGML.ID8 3 Identifier 8
CAN2LGML.ID7 2 Identifier 7
CAN2LGML.ID6 1 Identifier 6
CAN2LGML.ID5 0 Identifier 5
CAN2UMLM 0xEE0C CAN2 Upper Mask Last Message
CAN2UMLM.ID20 15 Identifier 20
CAN2UMLM.ID18 14 Identifier 18
CAN2UMLM.ID18 13 Identifier 18
CAN2UMLM.ID17 12 Identifier 17
CAN2UMLM.ID16 11 Identifier 16
CAN2UMLM.ID15 10 Identifier 15
CAN2UMLM.ID14 9 Identifier 14
CAN2UMLM.ID13 8 Identifier 13
CAN2UMLM.ID28 7 Identifier 28
CAN2UMLM.ID27 6 Identifier 27
CAN2UMLM.ID26 5 Identifier 26
CAN2UMLM.ID25 4 Identifier 25
CAN2UMLM.ID24 3 Identifier 24
CAN2UMLM.ID23 2 Identifier 23
CAN2UMLM.ID22 1 Identifier 22
CAN2UMLM.ID21 0 Identifier 21
CAN2LMLM 0xEE0E CAN2 Lower Mask Last Message
CAN2LMLM.ID4 15 Identifier 4
CAN2LMLM.ID3 14 Identifier 3
CAN2LMLM.ID2 13 Identifier 2
CAN2LMLM.ID1 12 Identifier 1
CAN2LMLM.ID0 11 Identifier 0
CAN2LMLM.ID12 7 Identifier 12
CAN2LMLM.ID11 6 Identifier 11
CAN2LMLM.ID10 5 Identifier 10
CAN2LMLM.ID9 4 Identifier 9
CAN2LMLM.ID8 3 Identifier 8
CAN2LMLM.ID7 2 Identifier 7
CAN2LMLM.ID6 1 Identifier 6
CAN2LMLM.ID5 0 Identifier 5
CAN2MCR1 0xEE10 CAN2 Message Control Register 1
CAN2MCR1.RMTPND15 15 Remote Pending 15
CAN2MCR1.RMTPND14 14 Remote Pending 14
CAN2MCR1.TXRQ13 13 Transmit Request 13
CAN2MCR1.TXRQ12 12 Transmit Request 12
CAN2MCR1.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR1.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR1.NEWDAT9 9 New Data 9
CAN2MCR1.NEWDAT8 8 New Data 8
CAN2MCR1.MSGVAL7 7 Message Valid 7
CAN2MCR1.MSGVAL6 6 Message Valid 6
CAN2MCR1.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR1.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR1.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR1.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR1.INTPND1 1 Interrupt Pending 1
CAN2MCR1.INTPND0 0 Interrupt Pending 0
CAN2UAR1 0xEE12 CAN2 Upper Arbitration Register 1
CAN2UAR1.ID20 15 Identifier 20
CAN2UAR1.ID19 14 Identifier 19
CAN2UAR1.ID18 13 Identifier 18
CAN2UAR1.ID17 12 Identifier 17
CAN2UAR1.ID16 11 Identifier 16
CAN2UAR1.ID15 10 Identifier 15
CAN2UAR1.ID14 9 Identifier 14
CAN2UAR1.ID13 8 Identifier 13
CAN2UAR1.ID28 7 Identifier 28
CAN2UAR1.ID27 6 Identifier 27
CAN2UAR1.ID26 5 Identifier 26
CAN2UAR1.ID25 4 Identifier 25
CAN2UAR1.ID24 3 Identifier 24
CAN2UAR1.ID23 2 Identifier 23
CAN2UAR1.ID22 1 Identifier 22
CAN2UAR1.ID21 0 Identifier 21
CAN2LAR1 0xEE14 CAN2 Lower Arbitration register 1
CAN2LAR1.ID4 15 Identifier 4
CAN2LAR1.ID3 14 Identifier 3
CAN2LAR1.ID2 13 Identifier 2
CAN2LAR1.ID1 12 Identifier 1
CAN2LAR1.ID0 11 Identifier 0
CAN2LAR1.ID12 7 Identifier 12
CAN2LAR1.ID11 6 Identifier 11
CAN2LAR1.ID10 5 Identifier 10
CAN2LAR1.ID9 4 Identifier 9
CAN2LAR1.ID8 3 Identifier 8
CAN2LAR1.ID7 2 Identifier 7
CAN2LAR1.ID6 1 Identifier 6
CAN2LAR1.ID5 0 Identifier 5
CAN2MO1 0xEE16 CAN2 Message Configuration Register 1
CAN2MO1.DLC7 7 Data Length Code 7
CAN2MO1.DLC6 6 Data Length Code 6
CAN2MO1.DLC5 5 Data Length Code 5
CAN2MO1.DLC4 4 Data Length Code 4
CAN2MO1.DIR 3 Message Direction
CAN2MO1.XTD 2 Extended Identifier
CAN2MCR2 0xEE20 CAN2 Message Control Register 2
CAN2MCR2.RMTPND15 15 Remote Pending 15
CAN2MCR2.RMTPND14 14 Remote Pending 14
CAN2MCR2.TXRQ13 13 Transmit Request 13
CAN2MCR2.TXRQ12 12 Transmit Request 12
CAN2MCR2.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR2.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR2.NEWDAT9 9 New Data 9
CAN2MCR2.NEWDAT8 8 New Data 8
CAN2MCR2.MSGVAL7 7 Message Valid 7
CAN2MCR2.MSGVAL6 6 Message Valid 6
CAN2MCR2.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR2.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR2.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR2.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR2.INTPND1 1 Interrupt Pending 1
CAN2MCR2.INTPND0 0 Interrupt Pending 0
CAN2UAR2 0xEE22 CAN2 Upper Arbitration Register 2
CAN2UAR2.ID20 15 Identifier 20
CAN2UAR2.ID19 14 Identifier 19
CAN2UAR2.ID18 13 Identifier 18
CAN2UAR2.ID17 12 Identifier 17
CAN2UAR2.ID16 11 Identifier 16
CAN2UAR2.ID15 10 Identifier 15
CAN2UAR2.ID14 9 Identifier 14
CAN2UAR2.ID13 8 Identifier 13
CAN2UAR2.ID28 7 Identifier 28
CAN2UAR2.ID27 6 Identifier 27
CAN2UAR2.ID26 5 Identifier 26
CAN2UAR2.ID25 4 Identifier 25
CAN2UAR2.ID24 3 Identifier 24
CAN2UAR2.ID23 2 Identifier 23
CAN2UAR2.ID22 1 Identifier 22
CAN2UAR2.ID21 0 Identifier 21
CAN2LAR2 0xEE24 CAN2 Lower Arbitration register 2
CAN2LAR2.ID4 15 Identifier 4
CAN2LAR2.ID3 14 Identifier 3
CAN2LAR2.ID2 13 Identifier 2
CAN2LAR2.ID1 12 Identifier 1
CAN2LAR2.ID0 11 Identifier 0
CAN2LAR2.ID12 7 Identifier 12
CAN2LAR2.ID11 6 Identifier 11
CAN2LAR2.ID10 5 Identifier 10
CAN2LAR2.ID9 4 Identifier 9
CAN2LAR2.ID8 3 Identifier 8
CAN2LAR2.ID7 2 Identifier 7
CAN2LAR2.ID6 1 Identifier 6
CAN2LAR2.ID5 0 Identifier 5
CAN2MO2 0xEE26 CAN2 Message Configuration Register 2
CAN2MO2.DLC7 7 Data Length Code 7
CAN2MO2.DLC6 6 Data Length Code 6
CAN2MO2.DLC5 5 Data Length Code 5
CAN2MO2.DLC4 4 Data Length Code 4
CAN2MO2.DIR 3 Message Direction
CAN2MO2.XTD 2 Extended Identifier
CAN2MCR3 0xEE30 CAN2 Message Control Register 3
CAN2MCR3.RMTPND15 15 Remote Pending 15
CAN2MCR3.RMTPND14 14 Remote Pending 14
CAN2MCR3.TXRQ13 13 Transmit Request 13
CAN2MCR3.TXRQ12 12 Transmit Request 12
CAN2MCR3.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR3.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR3.NEWDAT9 9 New Data 9
CAN2MCR3.NEWDAT8 8 New Data 8
CAN2MCR3.MSGVAL7 7 Message Valid 7
CAN2MCR3.MSGVAL6 6 Message Valid 6
CAN2MCR3.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR3.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR3.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR3.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR3.INTPND1 1 Interrupt Pending 1
CAN2MCR3.INTPND0 0 Interrupt Pending 0
CAN2UAR3 0xEE32 CAN2 Upper Arbitration Register 3
CAN2UAR3.ID20 15 Identifier 20
CAN2UAR3.ID19 14 Identifier 19
CAN2UAR3.ID18 13 Identifier 18
CAN2UAR3.ID17 12 Identifier 17
CAN2UAR3.ID16 11 Identifier 16
CAN2UAR3.ID15 10 Identifier 15
CAN2UAR3.ID14 9 Identifier 14
CAN2UAR3.ID13 8 Identifier 13
CAN2UAR3.ID28 7 Identifier 28
CAN2UAR3.ID27 6 Identifier 27
CAN2UAR3.ID26 5 Identifier 26
CAN2UAR3.ID25 4 Identifier 25
CAN2UAR3.ID24 3 Identifier 24
CAN2UAR3.ID23 2 Identifier 23
CAN2UAR3.ID22 1 Identifier 22
CAN2UAR3.ID21 0 Identifier 21
CAN2LAR3 0xEE34 CAN2 Lower Arbitration register 3
CAN2LAR3.ID4 15 Identifier 4
CAN2LAR3.ID3 14 Identifier 3
CAN2LAR3.ID2 13 Identifier 2
CAN2LAR3.ID1 12 Identifier 1
CAN2LAR3.ID0 11 Identifier 0
CAN2LAR3.ID12 7 Identifier 12
CAN2LAR3.ID11 6 Identifier 11
CAN2LAR3.ID10 5 Identifier 10
CAN2LAR3.ID9 4 Identifier 9
CAN2LAR3.ID8 3 Identifier 8
CAN2LAR3.ID7 2 Identifier 7
CAN2LAR3.ID6 1 Identifier 6
CAN2LAR3.ID5 0 Identifier 5
CAN2MO3 0xEE36 CAN2 Message Configuration Register 3
CAN2MO3.DLC7 7 Data Length Code 7
CAN2MO3.DLC6 6 Data Length Code 6
CAN2MO3.DLC5 5 Data Length Code 5
CAN2MO3.DLC4 4 Data Length Code 4
CAN2MO3.DIR 3 Message Direction
CAN2MO3.XTD 2 Extended Identifier
CAN2MCR4 0xEE40 CAN2 Message Control Register 4
CAN2MCR4.RMTPND15 15 Remote Pending 15
CAN2MCR4.RMTPND14 14 Remote Pending 14
CAN2MCR4.TXRQ13 13 Transmit Request 13
CAN2MCR4.TXRQ12 12 Transmit Request 12
CAN2MCR4.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR4.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR4.NEWDAT9 9 New Data 9
CAN2MCR4.NEWDAT8 8 New Data 8
CAN2MCR4.MSGVAL7 7 Message Valid 7
CAN2MCR4.MSGVAL6 6 Message Valid 6
CAN2MCR4.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR4.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR4.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR4.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR4.INTPND1 1 Interrupt Pending 1
CAN2MCR4.INTPND0 0 Interrupt Pending 0
CAN2UAR4 0xEE42 CAN2 Upper Arbitration Register 4
CAN2UAR4.ID20 15 Identifier 20
CAN2UAR4.ID19 14 Identifier 19
CAN2UAR4.ID18 13 Identifier 18
CAN2UAR4.ID17 12 Identifier 17
CAN2UAR4.ID16 11 Identifier 16
CAN2UAR4.ID15 10 Identifier 15
CAN2UAR4.ID14 9 Identifier 14
CAN2UAR4.ID13 8 Identifier 13
CAN2UAR4.ID28 7 Identifier 28
CAN2UAR4.ID27 6 Identifier 27
CAN2UAR4.ID26 5 Identifier 26
CAN2UAR4.ID25 4 Identifier 25
CAN2UAR4.ID24 3 Identifier 24
CAN2UAR4.ID23 2 Identifier 23
CAN2UAR4.ID22 1 Identifier 22
CAN2UAR4.ID21 0 Identifier 21
CAN2LAR4 0xEE44 CAN2 Lower Arbitration register 4
CAN2LAR4.ID4 15 Identifier 4
CAN2LAR4.ID3 14 Identifier 3
CAN2LAR4.ID2 13 Identifier 2
CAN2LAR4.ID1 12 Identifier 1
CAN2LAR4.ID0 11 Identifier 0
CAN2LAR4.ID12 7 Identifier 12
CAN2LAR4.ID11 6 Identifier 11
CAN2LAR4.ID10 5 Identifier 10
CAN2LAR4.ID9 4 Identifier 9
CAN2LAR4.ID8 3 Identifier 8
CAN2LAR4.ID7 2 Identifier 7
CAN2LAR4.ID6 1 Identifier 6
CAN2LAR4.ID5 0 Identifier 5
CAN2MO4 0xEE46 CAN2 Message Configuration Register 4
CAN2MO4.DLC7 7 Data Length Code 7
CAN2MO4.DLC6 6 Data Length Code 6
CAN2MO4.DLC5 5 Data Length Code 5
CAN2MO4.DLC4 4 Data Length Code 4
CAN2MO4.DIR 3 Message Direction
CAN2MO4.XTD 2 Extended Identifier
CAN2MCR5 0xEE50 CAN2 Message Control Register 5
CAN2MCR5.RMTPND15 15 Remote Pending 15
CAN2MCR5.RMTPND14 14 Remote Pending 14
CAN2MCR5.TXRQ13 13 Transmit Request 13
CAN2MCR5.TXRQ12 12 Transmit Request 12
CAN2MCR5.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR5.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR5.NEWDAT9 9 New Data 9
CAN2MCR5.NEWDAT8 8 New Data 8
CAN2MCR5.MSGVAL7 7 Message Valid 7
CAN2MCR5.MSGVAL6 6 Message Valid 6
CAN2MCR5.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR5.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR5.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR5.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR5.INTPND1 1 Interrupt Pending 1
CAN2MCR5.INTPND0 0 Interrupt Pending 0
CAN2UAR5 0xEE52 CAN2 Upper Arbitration Register 5
CAN2UAR5.ID20 15 Identifier 20
CAN2UAR5.ID19 14 Identifier 19
CAN2UAR5.ID18 13 Identifier 18
CAN2UAR5.ID17 12 Identifier 17
CAN2UAR5.ID16 11 Identifier 16
CAN2UAR5.ID15 10 Identifier 15
CAN2UAR5.ID14 9 Identifier 14
CAN2UAR5.ID13 8 Identifier 13
CAN2UAR5.ID28 7 Identifier 28
CAN2UAR5.ID27 6 Identifier 27
CAN2UAR5.ID26 5 Identifier 26
CAN2UAR5.ID25 4 Identifier 25
CAN2UAR5.ID24 3 Identifier 24
CAN2UAR5.ID23 2 Identifier 23
CAN2UAR5.ID22 1 Identifier 22
CAN2UAR5.ID21 0 Identifier 21
CAN2LAR5 0xEE54 CAN2 Lower Arbitration register 5
CAN2LAR5.ID4 15 Identifier 4
CAN2LAR5.ID3 14 Identifier 3
CAN2LAR5.ID2 13 Identifier 2
CAN2LAR5.ID1 12 Identifier 1
CAN2LAR5.ID0 11 Identifier 0
CAN2LAR5.ID12 7 Identifier 12
CAN2LAR5.ID11 6 Identifier 11
CAN2LAR5.ID10 5 Identifier 10
CAN2LAR5.ID9 4 Identifier 9
CAN2LAR5.ID8 3 Identifier 8
CAN2LAR5.ID7 2 Identifier 7
CAN2LAR5.ID6 1 Identifier 6
CAN2LAR5.ID5 0 Identifier 5
CAN2MO5 0xEE56 CAN2 Message Configuration Register 5
CAN2MO5.DLC7 7 Data Length Code 7
CAN2MO5.DLC6 6 Data Length Code 6
CAN2MO5.DLC5 5 Data Length Code 5
CAN2MO5.DLC4 4 Data Length Code 4
CAN2MO5.DIR 3 Message Direction
CAN2MO5.XTD 2 Extended Identifier
CAN2MCR6 0xEE60 CAN2 Message Control Register 6
CAN2MCR6.RMTPND15 15 Remote Pending 15
CAN2MCR6.RMTPND14 14 Remote Pending 14
CAN2MCR6.TXRQ13 13 Transmit Request 13
CAN2MCR6.TXRQ12 12 Transmit Request 12
CAN2MCR6.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR6.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR6.NEWDAT9 9 New Data 9
CAN2MCR6.NEWDAT8 8 New Data 8
CAN2MCR6.MSGVAL7 7 Message Valid 7
CAN2MCR6.MSGVAL6 6 Message Valid 6
CAN2MCR6.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR6.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR6.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR6.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR6.INTPND1 1 Interrupt Pending 1
CAN2MCR6.INTPND0 0 Interrupt Pending 0
CAN2UAR6 0xEE62 CAN2 Upper Arbitration Register 6
CAN2UAR6.ID20 15 Identifier 20
CAN2UAR6.ID19 14 Identifier 19
CAN2UAR6.ID18 13 Identifier 18
CAN2UAR6.ID17 12 Identifier 17
CAN2UAR6.ID16 11 Identifier 16
CAN2UAR6.ID15 10 Identifier 15
CAN2UAR6.ID14 9 Identifier 14
CAN2UAR6.ID13 8 Identifier 13
CAN2UAR6.ID28 7 Identifier 28
CAN2UAR6.ID27 6 Identifier 27
CAN2UAR6.ID26 5 Identifier 26
CAN2UAR6.ID25 4 Identifier 25
CAN2UAR6.ID24 3 Identifier 24
CAN2UAR6.ID23 2 Identifier 23
CAN2UAR6.ID22 1 Identifier 22
CAN2UAR6.ID21 0 Identifier 21
CAN2LAR6 0xEE64 CAN2 Lower Arbitration register 6
CAN2LAR6.ID4 15 Identifier 4
CAN2LAR6.ID3 14 Identifier 3
CAN2LAR6.ID2 13 Identifier 2
CAN2LAR6.ID1 12 Identifier 1
CAN2LAR6.ID0 11 Identifier 0
CAN2LAR6.ID12 7 Identifier 12
CAN2LAR6.ID11 6 Identifier 11
CAN2LAR6.ID10 5 Identifier 10
CAN2LAR6.ID9 4 Identifier 9
CAN2LAR6.ID8 3 Identifier 8
CAN2LAR6.ID7 2 Identifier 7
CAN2LAR6.ID6 1 Identifier 6
CAN2LAR6.ID5 0 Identifier 5
CAN2MO6 0xEE66 CAN2 Message Configuration Register 6
CAN2MO6.DLC7 7 Data Length Code 7
CAN2MO6.DLC6 6 Data Length Code 6
CAN2MO6.DLC5 5 Data Length Code 5
CAN2MO6.DLC4 4 Data Length Code 4
CAN2MO6.DIR 3 Message Direction
CAN2MO6.XTD 2 Extended Identifier
CAN2MCR7 0xEE70 CAN2 Message Control Register 7
CAN2MCR7.RMTPND15 15 Remote Pending 15
CAN2MCR7.RMTPND14 14 Remote Pending 14
CAN2MCR7.TXRQ13 13 Transmit Request 13
CAN2MCR7.TXRQ12 12 Transmit Request 12
CAN2MCR7.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR7.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR7.NEWDAT9 9 New Data 9
CAN2MCR7.NEWDAT8 8 New Data 8
CAN2MCR7.MSGVAL7 7 Message Valid 7
CAN2MCR7.MSGVAL6 6 Message Valid 6
CAN2MCR7.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR7.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR7.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR7.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR7.INTPND1 1 Interrupt Pending 1
CAN2MCR7.INTPND0 0 Interrupt Pending 0
CAN2UAR7 0xEE72 CAN2 Upper Arbitration Register 7
CAN2UAR7.ID20 15 Identifier 20
CAN2UAR7.ID19 14 Identifier 19
CAN2UAR7.ID18 13 Identifier 18
CAN2UAR7.ID17 12 Identifier 17
CAN2UAR7.ID16 11 Identifier 16
CAN2UAR7.ID15 10 Identifier 15
CAN2UAR7.ID14 9 Identifier 14
CAN2UAR7.ID13 8 Identifier 13
CAN2UAR7.ID28 7 Identifier 28
CAN2UAR7.ID27 6 Identifier 27
CAN2UAR7.ID26 5 Identifier 26
CAN2UAR7.ID25 4 Identifier 25
CAN2UAR7.ID24 3 Identifier 24
CAN2UAR7.ID23 2 Identifier 23
CAN2UAR7.ID22 1 Identifier 22
CAN2UAR7.ID21 0 Identifier 21
CAN2LAR7 0xEE74 CAN2 Lower Arbitration register 7
CAN2LAR7.ID4 15 Identifier 4
CAN2LAR7.ID3 14 Identifier 3
CAN2LAR7.ID2 13 Identifier 2
CAN2LAR7.ID1 12 Identifier 1
CAN2LAR7.ID0 11 Identifier 0
CAN2LAR7.ID12 7 Identifier 12
CAN2LAR7.ID11 6 Identifier 11
CAN2LAR7.ID10 5 Identifier 10
CAN2LAR7.ID9 4 Identifier 9
CAN2LAR7.ID8 3 Identifier 8
CAN2LAR7.ID7 2 Identifier 7
CAN2LAR7.ID6 1 Identifier 6
CAN2LAR7.ID5 0 Identifier 5
CAN2MO7 0xEE76 CAN2 Message Configuration Register 7
CAN2MO7.DLC7 7 Data Length Code 7
CAN2MO7.DLC6 6 Data Length Code 6
CAN2MO7.DLC5 5 Data Length Code 5
CAN2MO7.DLC4 4 Data Length Code 4
CAN2MO7.DIR 3 Message Direction
CAN2MO7.XTD 2 Extended Identifier
CAN2MCR8 0xEE80 CAN2 Message Control Register 8
CAN2MCR8.RMTPND15 15 Remote Pending 15
CAN2MCR8.RMTPND14 14 Remote Pending 14
CAN2MCR8.TXRQ13 13 Transmit Request 13
CAN2MCR8.TXRQ12 12 Transmit Request 12
CAN2MCR8.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR8.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR8.NEWDAT9 9 New Data 9
CAN2MCR8.NEWDAT8 8 New Data 8
CAN2MCR8.MSGVAL7 7 Message Valid 7
CAN2MCR8.MSGVAL6 6 Message Valid 6
CAN2MCR8.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR8.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR8.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR8.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR8.INTPND1 1 Interrupt Pending 1
CAN2MCR8.INTPND0 0 Interrupt Pending 0
CAN2UAR8 0xEE82 CAN2 Upper Arbitration Register 8
CAN2UAR8.ID20 15 Identifier 20
CAN2UAR8.ID19 14 Identifier 19
CAN2UAR8.ID18 13 Identifier 18
CAN2UAR8.ID17 12 Identifier 17
CAN2UAR8.ID16 11 Identifier 16
CAN2UAR8.ID15 10 Identifier 15
CAN2UAR8.ID14 9 Identifier 14
CAN2UAR8.ID13 8 Identifier 13
CAN2UAR8.ID28 7 Identifier 28
CAN2UAR8.ID27 6 Identifier 27
CAN2UAR8.ID26 5 Identifier 26
CAN2UAR8.ID25 4 Identifier 25
CAN2UAR8.ID24 3 Identifier 24
CAN2UAR8.ID23 2 Identifier 23
CAN2UAR8.ID22 1 Identifier 22
CAN2UAR8.ID21 0 Identifier 21
CAN2LAR8 0xEE84 CAN2 Lower Arbitration register 8
CAN2LAR8.ID4 15 Identifier 4
CAN2LAR8.ID3 14 Identifier 3
CAN2LAR8.ID2 13 Identifier 2
CAN2LAR8.ID1 12 Identifier 1
CAN2LAR8.ID0 11 Identifier 0
CAN2LAR8.ID12 7 Identifier 12
CAN2LAR8.ID11 6 Identifier 11
CAN2LAR8.ID10 5 Identifier 10
CAN2LAR8.ID9 4 Identifier 9
CAN2LAR8.ID8 3 Identifier 8
CAN2LAR8.ID7 2 Identifier 7
CAN2LAR8.ID6 1 Identifier 6
CAN2LAR8.ID5 0 Identifier 5
CAN2MO8 0xEE86 CAN2 Message Configuration Register 8
CAN2MO8.DLC7 7 Data Length Code 7
CAN2MO8.DLC6 6 Data Length Code 6
CAN2MO8.DLC5 5 Data Length Code 5
CAN2MO8.DLC4 4 Data Length Code 4
CAN2MO8.DIR 3 Message Direction
CAN2MO8.XTD 2 Extended Identifier
CAN2MCR9 0xEE90 CAN2 Message Control Register 9
CAN2MCR9.RMTPND15 15 Remote Pending 15
CAN2MCR9.RMTPND14 14 Remote Pending 14
CAN2MCR9.TXRQ13 13 Transmit Request 13
CAN2MCR9.TXRQ12 12 Transmit Request 12
CAN2MCR9.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR9.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR9.NEWDAT9 9 New Data 9
CAN2MCR9.NEWDAT8 8 New Data 8
CAN2MCR9.MSGVAL7 7 Message Valid 7
CAN2MCR9.MSGVAL6 6 Message Valid 6
CAN2MCR9.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR9.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR9.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR9.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR9.INTPND1 1 Interrupt Pending 1
CAN2MCR9.INTPND0 0 Interrupt Pending 0
CAN2UAR9 0xEE92 CAN2 Upper Arbitration Register 9
CAN2UAR9.ID20 15 Identifier 20
CAN2UAR9.ID19 14 Identifier 19
CAN2UAR9.ID18 13 Identifier 18
CAN2UAR9.ID17 12 Identifier 17
CAN2UAR9.ID16 11 Identifier 16
CAN2UAR9.ID15 10 Identifier 15
CAN2UAR9.ID14 9 Identifier 14
CAN2UAR9.ID13 8 Identifier 13
CAN2UAR9.ID28 7 Identifier 28
CAN2UAR9.ID27 6 Identifier 27
CAN2UAR9.ID26 5 Identifier 26
CAN2UAR9.ID25 4 Identifier 25
CAN2UAR9.ID24 3 Identifier 24
CAN2UAR9.ID23 2 Identifier 23
CAN2UAR9.ID22 1 Identifier 22
CAN2UAR9.ID21 0 Identifier 21
CAN2LAR9 0xEE94 CAN2 Lower Arbitration register 9
CAN2LAR9.ID4 15 Identifier 4
CAN2LAR9.ID3 14 Identifier 3
CAN2LAR9.ID2 13 Identifier 2
CAN2LAR9.ID1 12 Identifier 1
CAN2LAR9.ID0 11 Identifier 0
CAN2LAR9.ID12 7 Identifier 12
CAN2LAR9.ID11 6 Identifier 11
CAN2LAR9.ID10 5 Identifier 10
CAN2LAR9.ID9 4 Identifier 9
CAN2LAR9.ID8 3 Identifier 8
CAN2LAR9.ID7 2 Identifier 7
CAN2LAR9.ID6 1 Identifier 6
CAN2LAR9.ID5 0 Identifier 5
CAN2MO9 0xEE96 CAN2 Message Configuration Register 9
CAN2MO9.DLC7 7 Data Length Code 7
CAN2MO9.DLC6 6 Data Length Code 6
CAN2MO9.DLC5 5 Data Length Code 5
CAN2MO9.DLC4 4 Data Length Code 4
CAN2MO9.DIR 3 Message Direction
CAN2MO9.XTD 2 Extended Identifier
CAN2MCR10 0xEEA0 CAN2 Message Control Register 10
CAN2MCR10.RMTPND15 15 Remote Pending 15
CAN2MCR10.RMTPND14 14 Remote Pending 14
CAN2MCR10.TXRQ13 13 Transmit Request 13
CAN2MCR10.TXRQ12 12 Transmit Request 12
CAN2MCR10.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR10.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR10.NEWDAT9 9 New Data 9
CAN2MCR10.NEWDAT8 8 New Data 8
CAN2MCR10.MSGVAL7 7 Message Valid 7
CAN2MCR10.MSGVAL6 6 Message Valid 6
CAN2MCR10.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR10.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR10.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR10.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR10.INTPND1 1 Interrupt Pending 1
CAN2MCR10.INTPND0 0 Interrupt Pending 0
CAN2UAR10 0xEEA2 CAN2 Upper Arbitration Register 10
CAN2UAR10.ID20 15 Identifier 20
CAN2UAR10.ID19 14 Identifier 19
CAN2UAR10.ID18 13 Identifier 18
CAN2UAR10.ID17 12 Identifier 17
CAN2UAR10.ID16 11 Identifier 16
CAN2UAR10.ID15 10 Identifier 15
CAN2UAR10.ID14 9 Identifier 14
CAN2UAR10.ID13 8 Identifier 13
CAN2UAR10.ID28 7 Identifier 28
CAN2UAR10.ID27 6 Identifier 27
CAN2UAR10.ID26 5 Identifier 26
CAN2UAR10.ID25 4 Identifier 25
CAN2UAR10.ID24 3 Identifier 24
CAN2UAR10.ID23 2 Identifier 23
CAN2UAR10.ID22 1 Identifier 22
CAN2UAR10.ID21 0 Identifier 21
CAN2LAR10 0xEEA4 CAN2 Lower Arbitration register 10
CAN2LAR10.ID4 15 Identifier 4
CAN2LAR10.ID3 14 Identifier 3
CAN2LAR10.ID2 13 Identifier 2
CAN2LAR10.ID1 12 Identifier 1
CAN2LAR10.ID0 11 Identifier 0
CAN2LAR10.ID12 7 Identifier 12
CAN2LAR10.ID11 6 Identifier 11
CAN2LAR10.ID10 5 Identifier 10
CAN2LAR10.ID9 4 Identifier 9
CAN2LAR10.ID8 3 Identifier 8
CAN2LAR10.ID7 2 Identifier 7
CAN2LAR10.ID6 1 Identifier 6
CAN2LAR10.ID5 0 Identifier 5
CAN2MO10 0xEEA6 CAN2 Message Configuration Register 10
CAN2MO10.DLC7 7 Data Length Code 7
CAN2MO10.DLC6 6 Data Length Code 6
CAN2MO10.DLC5 5 Data Length Code 5
CAN2MO10.DLC4 4 Data Length Code 4
CAN2MO10.DIR 3 Message Direction
CAN2MO10.XTD 2 Extended Identifier
CAN2MCR11 0xEEB0 CAN2 Message Control Register 11
CAN2MCR11.RMTPND15 15 Remote Pending 15
CAN2MCR11.RMTPND14 14 Remote Pending 14
CAN2MCR11.TXRQ13 13 Transmit Request 13
CAN2MCR11.TXRQ12 12 Transmit Request 12
CAN2MCR11.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR11.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR11.NEWDAT9 9 New Data 9
CAN2MCR11.NEWDAT8 8 New Data 8
CAN2MCR11.MSGVAL7 7 Message Valid 7
CAN2MCR11.MSGVAL6 6 Message Valid 6
CAN2MCR11.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR11.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR11.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR11.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR11.INTPND1 1 Interrupt Pending 1
CAN2MCR11.INTPND0 0 Interrupt Pending 0
CAN2UAR11 0xEEB2 CAN2 Upper Arbitration Register 11
CAN2UAR11.ID20 15 Identifier 20
CAN2UAR11.ID19 14 Identifier 19
CAN2UAR11.ID18 13 Identifier 18
CAN2UAR11.ID17 12 Identifier 17
CAN2UAR11.ID16 11 Identifier 16
CAN2UAR11.ID15 10 Identifier 15
CAN2UAR11.ID14 9 Identifier 14
CAN2UAR11.ID13 8 Identifier 13
CAN2UAR11.ID28 7 Identifier 28
CAN2UAR11.ID27 6 Identifier 27
CAN2UAR11.ID26 5 Identifier 26
CAN2UAR11.ID25 4 Identifier 25
CAN2UAR11.ID24 3 Identifier 24
CAN2UAR11.ID23 2 Identifier 23
CAN2UAR11.ID22 1 Identifier 22
CAN2UAR11.ID21 0 Identifier 21
CAN2LAR11 0xEEB4 CAN2 Lower Arbitration register 11
CAN2LAR11.ID4 15 Identifier 4
CAN2LAR11.ID3 14 Identifier 3
CAN2LAR11.ID2 13 Identifier 2
CAN2LAR11.ID1 12 Identifier 1
CAN2LAR11.ID0 11 Identifier 0
CAN2LAR11.ID12 7 Identifier 12
CAN2LAR11.ID11 6 Identifier 11
CAN2LAR11.ID10 5 Identifier 10
CAN2LAR11.ID9 4 Identifier 9
CAN2LAR11.ID8 3 Identifier 8
CAN2LAR11.ID7 2 Identifier 7
CAN2LAR11.ID6 1 Identifier 6
CAN2LAR11.ID5 0 Identifier 5
CAN2MO11 0xEEB6 CAN2 Message Configuration Register 11
CAN2MO11.DLC7 7 Data Length Code 7
CAN2MO11.DLC6 6 Data Length Code 6
CAN2MO11.DLC5 5 Data Length Code 5
CAN2MO11.DLC4 4 Data Length Code 4
CAN2MO11.DIR 3 Message Direction
CAN2MO11.XTD 2 Extended Identifier
CAN2MCR12 0xEEC0 CAN2 Message Control Register 12
CAN2MCR12.RMTPND15 15 Remote Pending 15
CAN2MCR12.RMTPND14 14 Remote Pending 14
CAN2MCR12.TXRQ13 13 Transmit Request 13
CAN2MCR12.TXRQ12 12 Transmit Request 12
CAN2MCR12.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR12.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR12.NEWDAT9 9 New Data 9
CAN2MCR12.NEWDAT8 8 New Data 8
CAN2MCR12.MSGVAL7 7 Message Valid 7
CAN2MCR12.MSGVAL6 6 Message Valid 6
CAN2MCR12.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR12.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR12.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR12.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR12.INTPND1 1 Interrupt Pending 1
CAN2MCR12.INTPND0 0 Interrupt Pending 0
CAN2UAR12 0xEEC2 CAN2 Upper Arbitration Register 12
CAN2UAR12.ID20 15 Identifier 20
CAN2UAR12.ID19 14 Identifier 19
CAN2UAR12.ID18 13 Identifier 18
CAN2UAR12.ID17 12 Identifier 17
CAN2UAR12.ID16 11 Identifier 16
CAN2UAR12.ID15 10 Identifier 15
CAN2UAR12.ID14 9 Identifier 14
CAN2UAR12.ID13 8 Identifier 13
CAN2UAR12.ID28 7 Identifier 28
CAN2UAR12.ID27 6 Identifier 27
CAN2UAR12.ID26 5 Identifier 26
CAN2UAR12.ID25 4 Identifier 25
CAN2UAR12.ID24 3 Identifier 24
CAN2UAR12.ID23 2 Identifier 23
CAN2UAR12.ID22 1 Identifier 22
CAN2UAR12.ID21 0 Identifier 21
CAN2LAR12 0xEEC4 CAN2 Lower Arbitration register 12
CAN2LAR12.ID4 15 Identifier 4
CAN2LAR12.ID3 14 Identifier 3
CAN2LAR12.ID2 13 Identifier 2
CAN2LAR12.ID1 12 Identifier 1
CAN2LAR12.ID0 11 Identifier 0
CAN2LAR12.ID12 7 Identifier 12
CAN2LAR12.ID11 6 Identifier 11
CAN2LAR12.ID10 5 Identifier 10
CAN2LAR12.ID9 4 Identifier 9
CAN2LAR12.ID8 3 Identifier 8
CAN2LAR12.ID7 2 Identifier 7
CAN2LAR12.ID6 1 Identifier 6
CAN2LAR12.ID5 0 Identifier 5
CAN2MO12 0xEEC6 CAN2 Message Configuration Register 12
CAN2MO12.DLC7 7 Data Length Code 7
CAN2MO12.DLC6 6 Data Length Code 6
CAN2MO12.DLC5 5 Data Length Code 5
CAN2MO12.DLC4 4 Data Length Code 4
CAN2MO12.DIR 3 Message Direction
CAN2MO12.XTD 2 Extended Identifier
CAN2MCR13 0xEED0 CAN2 Message Control Register 13
CAN2MCR13.RMTPND15 15 Remote Pending 15
CAN2MCR13.RMTPND14 14 Remote Pending 14
CAN2MCR13.TXRQ13 13 Transmit Request 13
CAN2MCR13.TXRQ12 12 Transmit Request 12
CAN2MCR13.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR13.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR13.NEWDAT9 9 New Data 9
CAN2MCR13.NEWDAT8 8 New Data 8
CAN2MCR13.MSGVAL7 7 Message Valid 7
CAN2MCR13.MSGVAL6 6 Message Valid 6
CAN2MCR13.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR13.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR13.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR13.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR13.INTPND1 1 Interrupt Pending 1
CAN2MCR13.INTPND0 0 Interrupt Pending 0
CAN2UAR13 0xEED2 CAN2 Upper Arbitration Register 13
CAN2UAR13.ID20 15 Identifier 20
CAN2UAR13.ID19 14 Identifier 19
CAN2UAR13.ID18 13 Identifier 18
CAN2UAR13.ID17 12 Identifier 17
CAN2UAR13.ID16 11 Identifier 16
CAN2UAR13.ID15 10 Identifier 15
CAN2UAR13.ID14 9 Identifier 14
CAN2UAR13.ID13 8 Identifier 13
CAN2UAR13.ID28 7 Identifier 28
CAN2UAR13.ID27 6 Identifier 27
CAN2UAR13.ID26 5 Identifier 26
CAN2UAR13.ID25 4 Identifier 25
CAN2UAR13.ID24 3 Identifier 24
CAN2UAR13.ID23 2 Identifier 23
CAN2UAR13.ID22 1 Identifier 22
CAN2UAR13.ID21 0 Identifier 21
CAN2LAR13 0xEED4 CAN2 Lower Arbitration register 13
CAN2LAR13.ID4 15 Identifier 4
CAN2LAR13.ID3 14 Identifier 3
CAN2LAR13.ID2 13 Identifier 2
CAN2LAR13.ID1 12 Identifier 1
CAN2LAR13.ID0 11 Identifier 0
CAN2LAR13.ID12 7 Identifier 12
CAN2LAR13.ID11 6 Identifier 11
CAN2LAR13.ID10 5 Identifier 10
CAN2LAR13.ID9 4 Identifier 9
CAN2LAR13.ID8 3 Identifier 8
CAN2LAR13.ID7 2 Identifier 7
CAN2LAR13.ID6 1 Identifier 6
CAN2LAR13.ID5 0 Identifier 5
CAN2MO13 0xEED6 CAN2 Message Configuration Register 13
CAN2MO13.DLC7 7 Data Length Code 7
CAN2MO13.DLC6 6 Data Length Code 6
CAN2MO13.DLC5 5 Data Length Code 5
CAN2MO13.DLC4 4 Data Length Code 4
CAN2MO13.DIR 3 Message Direction
CAN2MO13.XTD 2 Extended Identifier
CAN2MCR14 0xEEE0 CAN2 Message Control Register 14
CAN2MCR14.RMTPND15 15 Remote Pending 15
CAN2MCR14.RMTPND14 14 Remote Pending 14
CAN2MCR14.TXRQ13 13 Transmit Request 13
CAN2MCR14.TXRQ12 12 Transmit Request 12
CAN2MCR14.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR14.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR14.NEWDAT9 9 New Data 9
CAN2MCR14.NEWDAT8 8 New Data 8
CAN2MCR14.MSGVAL7 7 Message Valid 7
CAN2MCR14.MSGVAL6 6 Message Valid 6
CAN2MCR14.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR14.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR14.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR14.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR14.INTPND1 1 Interrupt Pending 1
CAN2MCR14.INTPND0 0 Interrupt Pending 0
CAN2UAR14 0xEEE2 CAN2 Upper Arbitration Register 14
CAN2UAR14.ID20 15 Identifier 20
CAN2UAR14.ID19 14 Identifier 19
CAN2UAR14.ID18 13 Identifier 18
CAN2UAR14.ID17 12 Identifier 17
CAN2UAR14.ID16 11 Identifier 16
CAN2UAR14.ID15 10 Identifier 15
CAN2UAR14.ID14 9 Identifier 14
CAN2UAR14.ID13 8 Identifier 13
CAN2UAR14.ID28 7 Identifier 28
CAN2UAR14.ID27 6 Identifier 27
CAN2UAR14.ID26 5 Identifier 26
CAN2UAR14.ID25 4 Identifier 25
CAN2UAR14.ID24 3 Identifier 24
CAN2UAR14.ID23 2 Identifier 23
CAN2UAR14.ID22 1 Identifier 22
CAN2UAR14.ID21 0 Identifier 21
CAN2LAR14 0xEEE4 CAN2 Lower Arbitration register 14
CAN2LAR14.ID4 15 Identifier 4
CAN2LAR14.ID3 14 Identifier 3
CAN2LAR14.ID2 13 Identifier 2
CAN2LAR14.ID1 12 Identifier 1
CAN2LAR14.ID0 11 Identifier 0
CAN2LAR14.ID12 7 Identifier 12
CAN2LAR14.ID11 6 Identifier 11
CAN2LAR14.ID10 5 Identifier 10
CAN2LAR14.ID9 4 Identifier 9
CAN2LAR14.ID8 3 Identifier 8
CAN2LAR14.ID7 2 Identifier 7
CAN2LAR14.ID6 1 Identifier 6
CAN2LAR14.ID5 0 Identifier 5
CAN2MO14 0xEEE6 CAN2 Message Configuration Register 14
CAN2MO14.DLC7 7 Data Length Code 7
CAN2MO14.DLC6 6 Data Length Code 6
CAN2MO14.DLC5 5 Data Length Code 5
CAN2MO14.DLC4 4 Data Length Code 4
CAN2MO14.DIR 3 Message Direction
CAN2MO14.XTD 2 Extended Identifier
CAN2MCR15 0xEEF0 CAN2 Message Control Register 15
CAN2MCR15.RMTPND15 15 Remote Pending 15
CAN2MCR15.RMTPND14 14 Remote Pending 14
CAN2MCR15.TXRQ13 13 Transmit Request 13
CAN2MCR15.TXRQ12 12 Transmit Request 12
CAN2MCR15.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN2MCR15.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN2MCR15.NEWDAT9 9 New Data 9
CAN2MCR15.NEWDAT8 8 New Data 8
CAN2MCR15.MSGVAL7 7 Message Valid 7
CAN2MCR15.MSGVAL6 6 Message Valid 6
CAN2MCR15.TXIE5 5 Transmit Interrupt Enable 5
CAN2MCR15.TXIE4 4 Transmit Interrupt Enable 4
CAN2MCR15.RXIE3 3 Receive Interrupt Enable 3
CAN2MCR15.RXIE2 2 Receive Interrupt Enable 2
CAN2MCR15.INTPND1 1 Interrupt Pending 1
CAN2MCR15.INTPND0 0 Interrupt Pending 0
CAN2UAR15 0xEEF2 CAN2 Upper Arbitration Register 15
CAN2UAR15.ID20 15 Identifier 20
CAN2UAR15.ID19 14 Identifier 19
CAN2UAR15.ID18 13 Identifier 18
CAN2UAR15.ID17 12 Identifier 17
CAN2UAR15.ID16 11 Identifier 16
CAN2UAR15.ID15 10 Identifier 15
CAN2UAR15.ID14 9 Identifier 14
CAN2UAR15.ID13 8 Identifier 13
CAN2UAR15.ID28 7 Identifier 28
CAN2UAR15.ID27 6 Identifier 27
CAN2UAR15.ID26 5 Identifier 26
CAN2UAR15.ID25 4 Identifier 25
CAN2UAR15.ID24 3 Identifier 24
CAN2UAR15.ID23 2 Identifier 23
CAN2UAR15.ID22 1 Identifier 22
CAN2UAR15.ID21 0 Identifier 21
CAN2LAR15 0xEEF4 CAN2 Lower Arbitration register 15
CAN2LAR15.ID4 15 Identifier 4
CAN2LAR15.ID3 14 Identifier 3
CAN2LAR15.ID2 13 Identifier 2
CAN2LAR15.ID1 12 Identifier 1
CAN2LAR15.ID0 11 Identifier 0
CAN2LAR15.ID12 7 Identifier 12
CAN2LAR15.ID11 6 Identifier 11
CAN2LAR15.ID10 5 Identifier 10
CAN2LAR15.ID9 4 Identifier 9
CAN2LAR15.ID8 3 Identifier 8
CAN2LAR15.ID7 2 Identifier 7
CAN2LAR15.ID6 1 Identifier 6
CAN2LAR15.ID5 0 Identifier 5
CAN2MO15 0xEEF6 CAN2 Message Configuration Register 15
CAN2MO15.DLC7 7 Data Length Code 7
CAN2MO15.DLC6 6 Data Length Code 6
CAN2MO15.DLC5 5 Data Length Code 5
CAN2MO15.DLC4 4 Data Length Code 4
CAN2MO15.DIR 3 Message Direction
CAN2MO15.XTD 2 Extended Identifier
CAN1CSR 0xEF00 CAN1 Control/Status Register
CAN21SR.BOFF 15 Busoff Status
CAN21SR.EWRN 14 Error Warning Status
CAN21SR.RXOK 12 Received Message Successfully
CAN21SR.TXOK 11 Transmitted Message Successfully
CAN21SR.LEC10 10 Last Error Code 10
CAN21SR.LEC9 9 Last Error Code 9
CAN21SR.LEC8 8 Last Error Code 8
CAN21SR.TST 7 Test Mode
CAN21SR.CCE 6 Configuration Change Enable
CAN21SR.EIE 3 Error Interrupt Enable
CAN21SR.SIE 2 Status Change Interrupt Enable
CAN21SR.IE 1 Interrupt Enable
CAN21SR.INIT 0 Initialization
CAN1IR 0xEF02 CAN1 Interrupt Register
CAN1IR.INTID7 7 Interrupt Identifier 7
CAN1IR.INTID6 6 Interrupt Identifier 6
CAN1IR.INTID5 5 Interrupt Identifier 5
CAN1IR.INTID4 4 Interrupt Identifier 4
CAN1IR.INTID3 3 Interrupt Identifier 3
CAN1IR.INTID2 2 Interrupt Identifier 2
CAN1IR.INTID1 1 Interrupt Identifier 1
CAN1IR.INTID0 0 Interrupt Identifier 0
CAN1BTR 0xEF04 CAN1 Bit Timing Register
CAN1BTR.TSEG2_14 14 Time Segment after sample point 14
CAN1BTR.TSEG2_13 13 Time Segment after sample point 13
CAN1BTR.TSEG2_12 12 Time Segment after sample point 12
CAN1BTR.TSEG1_11 11 Time Segment before sample point 11
CAN1BTR.TSEG1_10 10 Time Segment before sample point 10
CAN1BTR.TSEG1_9 9 Time Segment before sample point 9
CAN1BTR.TSEG1_8 8 Time Segment before sample point 8
CAN1BTR.SJW7 7 (Re)Synchronization Jump Width 7
CAN1BTR.SJW6 6 (Re)Synchronization Jump Width 6
CAN1BTR.BRP5 5 Baud Rate Prescaler 5
CAN1BTR.BRP4 4 Baud Rate Prescaler 4
CAN1BTR.BRP3 3 Baud Rate Prescaler 3
CAN1BTR.BRP2 2 Baud Rate Prescaler 2
CAN1BTR.BRP1 1 Baud Rate Prescaler 1
CAN1BTR.BRP0 0 Baud Rate Prescaler 0
CAN1GMS 0xEF06 CAN1 Global Mask Short
CAN1GMS.ID20 15 Identifier 20
CAN1GMS.ID19 14 Identifier 19
CAN1GMS.ID18 13 Identifier 18
CAN1GMS.ID28 7 Identifier 28
CAN1GMS.ID27 6 Identifier 27
CAN1GMS.ID26 5 Identifier 26
CAN1GMS.ID25 4 Identifier 25
CAN1GMS.ID24 3 Identifier 24
CAN1GMS.ID23 2 Identifier 23
CAN1GMS.ID22 1 Identifier 22
CAN1GMS.ID21 0 Identifier 21
CAN1UGML 0xEF08 CAN1 Upper Global Mask Long
CAN1UGML.ID20 15 Identifier 20
CAN1UGML.ID19 14 Identifier 19
CAN1UGML.ID18 13 Identifier 18
CAN1UGML.ID17 12 Identifier 17
CAN1UGML.ID16 11 Identifier 16
CAN1UGML.ID15 10 Identifier 15
CAN1UGML.ID14 9 Identifier 14
CAN1UGML.ID13 8 Identifier 13
CAN1UGML.ID28 7 Identifier 28
CAN1UGML.ID27 6 Identifier 27
CAN1UGML.ID26 5 Identifier 26
CAN1UGML.ID25 4 Identifier 25
CAN1UGML.ID24 3 Identifier 24
CAN1UGML.ID23 2 Identifier 23
CAN1UGML.ID22 1 Identifier 22
CAN1UGML.ID21 0 Identifier 21
CAN1LGML 0xEF0A CAN1 Lower Global Mask Long
CAN1LGML.ID4 15 Identifier 4
CAN1LGML.ID3 14 Identifier 3
CAN1LGML.ID2 13 Identifier 2
CAN1LGML.ID1 12 Identifier 1
CAN1LGML.ID0 11 Identifier 0
CAN1LGML.ID12 7 Identifier 12
CAN1LGML.ID11 6 Identifier 11
CAN1LGML.ID10 5 Identifier 10
CAN1LGML.ID9 4 Identifier 9
CAN1LGML.ID8 3 Identifier 8
CAN1LGML.ID7 2 Identifier 7
CAN1LGML.ID6 1 Identifier 6
CAN1LGML.ID5 0 Identifier 5
CAN1UMLM 0xEF0C CAN1 Upper Mask Last Message
CAN1UMLM.ID20 15 Identifier 20
CAN1UMLM.ID18 14 Identifier 18
CAN1UMLM.ID18 13 Identifier 18
CAN1UMLM.ID17 12 Identifier 17
CAN1UMLM.ID16 11 Identifier 16
CAN1UMLM.ID15 10 Identifier 15
CAN1UMLM.ID14 9 Identifier 14
CAN1UMLM.ID13 8 Identifier 13
CAN1UMLM.ID28 7 Identifier 28
CAN1UMLM.ID27 6 Identifier 27
CAN1UMLM.ID26 5 Identifier 26
CAN1UMLM.ID25 4 Identifier 25
CAN1UMLM.ID24 3 Identifier 24
CAN1UMLM.ID23 2 Identifier 23
CAN1UMLM.ID22 1 Identifier 22
CAN1UMLM.ID21 0 Identifier 21
CAN1LMLM 0xEF0E CAN1 Lower Mask Last Message
CAN1LMLM.ID4 15 Identifier 4
CAN1LMLM.ID3 14 Identifier 3
CAN1LMLM.ID2 13 Identifier 2
CAN1LMLM.ID1 12 Identifier 1
CAN1LMLM.ID0 11 Identifier 0
CAN1LMLM.ID12 7 Identifier 12
CAN1LMLM.ID11 6 Identifier 11
CAN1LMLM.ID10 5 Identifier 10
CAN1LMLM.ID9 4 Identifier 9
CAN1LMLM.ID8 3 Identifier 8
CAN1LMLM.ID7 2 Identifier 7
CAN1LMLM.ID6 1 Identifier 6
CAN1LMLM.ID5 0 Identifier 5
CAN1MCR1 0xEF10 CAN1 Message Control Register 1
CAN1MCR1.RMTPND15 15 Remote Pending 15
CAN1MCR1.RMTPND14 14 Remote Pending 14
CAN1MCR1.TXRQ13 13 Transmit Request 13
CAN1MCR1.TXRQ12 12 Transmit Request 12
CAN1MCR1.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR1.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR1.NEWDAT9 9 New Data 9
CAN1MCR1.NEWDAT8 8 New Data 8
CAN1MCR1.MSGVAL7 7 Message Valid 7
CAN1MCR1.MSGVAL6 6 Message Valid 6
CAN1MCR1.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR1.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR1.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR1.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR1.INTPND1 1 Interrupt Pending 1
CAN1MCR1.INTPND0 0 Interrupt Pending 0
CAN1UAR1 0xEF12 CAN1 Upper Arbitration Register 1
CAN1UAR1.ID20 15 Identifier 20
CAN1UAR1.ID19 14 Identifier 19
CAN1UAR1.ID18 13 Identifier 18
CAN1UAR1.ID17 12 Identifier 17
CAN1UAR1.ID16 11 Identifier 16
CAN1UAR1.ID15 10 Identifier 15
CAN1UAR1.ID14 9 Identifier 14
CAN1UAR1.ID13 8 Identifier 13
CAN1UAR1.ID28 7 Identifier 28
CAN1UAR1.ID27 6 Identifier 27
CAN1UAR1.ID26 5 Identifier 26
CAN1UAR1.ID25 4 Identifier 25
CAN1UAR1.ID24 3 Identifier 24
CAN1UAR1.ID23 2 Identifier 23
CAN1UAR1.ID22 1 Identifier 22
CAN1UAR1.ID21 0 Identifier 21
CAN1LAR1 0xEF14 CAN1 Lower Arbitration register 1
CAN1LAR1.ID4 15 Identifier 4
CAN1LAR1.ID3 14 Identifier 3
CAN1LAR1.ID2 13 Identifier 2
CAN1LAR1.ID1 12 Identifier 1
CAN1LAR1.ID0 11 Identifier 0
CAN1LAR1.ID12 7 Identifier 12
CAN1LAR1.ID11 6 Identifier 11
CAN1LAR1.ID10 5 Identifier 10
CAN1LAR1.ID9 4 Identifier 9
CAN1LAR1.ID8 3 Identifier 8
CAN1LAR1.ID7 2 Identifier 7
CAN1LAR1.ID6 1 Identifier 6
CAN1LAR1.ID5 0 Identifier 5
CAN1MO1 0xEF16 CAN1 Message Configuration Register 1
CAN1MO1.DLC7 7 Data Length Code 7
CAN1MO1.DLC6 6 Data Length Code 6
CAN1MO1.DLC5 5 Data Length Code 5
CAN1MO1.DLC4 4 Data Length Code 4
CAN1MO1.DIR 3 Message Direction
CAN1MO1.XTD 2 Extended Identifier
CAN1MCR2 0xEF20 CAN1 Message Control Register 2
CAN1MCR2.RMTPND15 15 Remote Pending 15
CAN1MCR2.RMTPND14 14 Remote Pending 14
CAN1MCR2.TXRQ13 13 Transmit Request 13
CAN1MCR2.TXRQ12 12 Transmit Request 12
CAN1MCR2.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR2.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR2.NEWDAT9 9 New Data 9
CAN1MCR2.NEWDAT8 8 New Data 8
CAN1MCR2.MSGVAL7 7 Message Valid 7
CAN1MCR2.MSGVAL6 6 Message Valid 6
CAN1MCR2.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR2.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR2.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR2.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR2.INTPND1 1 Interrupt Pending 1
CAN1MCR2.INTPND0 0 Interrupt Pending 0
CAN1UAR2 0xEF22 CAN1 Upper Arbitration Register 2
CAN1UAR2.ID20 15 Identifier 20
CAN1UAR2.ID19 14 Identifier 19
CAN1UAR2.ID18 13 Identifier 18
CAN1UAR2.ID17 12 Identifier 17
CAN1UAR2.ID16 11 Identifier 16
CAN1UAR2.ID15 10 Identifier 15
CAN1UAR2.ID14 9 Identifier 14
CAN1UAR2.ID13 8 Identifier 13
CAN1UAR2.ID28 7 Identifier 28
CAN1UAR2.ID27 6 Identifier 27
CAN1UAR2.ID26 5 Identifier 26
CAN1UAR2.ID25 4 Identifier 25
CAN1UAR2.ID24 3 Identifier 24
CAN1UAR2.ID23 2 Identifier 23
CAN1UAR2.ID22 1 Identifier 22
CAN1UAR2.ID21 0 Identifier 21
CAN1LAR2 0xEF24 CAN1 Lower Arbitration register 2
CAN1LAR2.ID4 15 Identifier 4
CAN1LAR2.ID3 14 Identifier 3
CAN1LAR2.ID2 13 Identifier 2
CAN1LAR2.ID1 12 Identifier 1
CAN1LAR2.ID0 11 Identifier 0
CAN1LAR2.ID12 7 Identifier 12
CAN1LAR2.ID11 6 Identifier 11
CAN1LAR2.ID10 5 Identifier 10
CAN1LAR2.ID9 4 Identifier 9
CAN1LAR2.ID8 3 Identifier 8
CAN1LAR2.ID7 2 Identifier 7
CAN1LAR2.ID6 1 Identifier 6
CAN1LAR2.ID5 0 Identifier 5
CAN1MO2 0xEF26 CAN1 Message Configuration Register 2
CAN1MO2.DLC7 7 Data Length Code 7
CAN1MO2.DLC6 6 Data Length Code 6
CAN1MO2.DLC5 5 Data Length Code 5
CAN1MO2.DLC4 4 Data Length Code 4
CAN1MO2.DIR 3 Message Direction
CAN1MO2.XTD 2 Extended Identifier
CAN1MCR3 0xEF30 CAN1 Message Control Register 3
CAN1MCR3.RMTPND15 15 Remote Pending 15
CAN1MCR3.RMTPND14 14 Remote Pending 14
CAN1MCR3.TXRQ13 13 Transmit Request 13
CAN1MCR3.TXRQ12 12 Transmit Request 12
CAN1MCR3.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR3.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR3.NEWDAT9 9 New Data 9
CAN1MCR3.NEWDAT8 8 New Data 8
CAN1MCR3.MSGVAL7 7 Message Valid 7
CAN1MCR3.MSGVAL6 6 Message Valid 6
CAN1MCR3.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR3.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR3.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR3.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR3.INTPND1 1 Interrupt Pending 1
CAN1MCR3.INTPND0 0 Interrupt Pending 0
CAN1UAR3 0xEF32 CAN1 Upper Arbitration Register 3
CAN1UAR3.ID20 15 Identifier 20
CAN1UAR3.ID19 14 Identifier 19
CAN1UAR3.ID18 13 Identifier 18
CAN1UAR3.ID17 12 Identifier 17
CAN1UAR3.ID16 11 Identifier 16
CAN1UAR3.ID15 10 Identifier 15
CAN1UAR3.ID14 9 Identifier 14
CAN1UAR3.ID13 8 Identifier 13
CAN1UAR3.ID28 7 Identifier 28
CAN1UAR3.ID27 6 Identifier 27
CAN1UAR3.ID26 5 Identifier 26
CAN1UAR3.ID25 4 Identifier 25
CAN1UAR3.ID24 3 Identifier 24
CAN1UAR3.ID23 2 Identifier 23
CAN1UAR3.ID22 1 Identifier 22
CAN1UAR3.ID21 0 Identifier 21
CAN1LAR3 0xEF34 CAN1 Lower Arbitration register 3
CAN1LAR3.ID4 15 Identifier 4
CAN1LAR3.ID3 14 Identifier 3
CAN1LAR3.ID2 13 Identifier 2
CAN1LAR3.ID1 12 Identifier 1
CAN1LAR3.ID0 11 Identifier 0
CAN1LAR3.ID12 7 Identifier 12
CAN1LAR3.ID11 6 Identifier 11
CAN1LAR3.ID10 5 Identifier 10
CAN1LAR3.ID9 4 Identifier 9
CAN1LAR3.ID8 3 Identifier 8
CAN1LAR3.ID7 2 Identifier 7
CAN1LAR3.ID6 1 Identifier 6
CAN1LAR3.ID5 0 Identifier 5
CAN1MO3 0xEF36 CAN1 Message Configuration Register 3
CAN1MO3.DLC7 7 Data Length Code 7
CAN1MO3.DLC6 6 Data Length Code 6
CAN1MO3.DLC5 5 Data Length Code 5
CAN1MO3.DLC4 4 Data Length Code 4
CAN1MO3.DIR 3 Message Direction
CAN1MO3.XTD 2 Extended Identifier
CAN1MCR4 0xEF40 CAN1 Message Control Register 4
CAN1MCR4.RMTPND15 15 Remote Pending 15
CAN1MCR4.RMTPND14 14 Remote Pending 14
CAN1MCR4.TXRQ13 13 Transmit Request 13
CAN1MCR4.TXRQ12 12 Transmit Request 12
CAN1MCR4.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR4.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR4.NEWDAT9 9 New Data 9
CAN1MCR4.NEWDAT8 8 New Data 8
CAN1MCR4.MSGVAL7 7 Message Valid 7
CAN1MCR4.MSGVAL6 6 Message Valid 6
CAN1MCR4.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR4.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR4.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR4.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR4.INTPND1 1 Interrupt Pending 1
CAN1MCR4.INTPND0 0 Interrupt Pending 0
CAN1UAR4 0xEF42 CAN1 Upper Arbitration Register 4
CAN1UAR4.ID20 15 Identifier 20
CAN1UAR4.ID19 14 Identifier 19
CAN1UAR4.ID18 13 Identifier 18
CAN1UAR4.ID17 12 Identifier 17
CAN1UAR4.ID16 11 Identifier 16
CAN1UAR4.ID15 10 Identifier 15
CAN1UAR4.ID14 9 Identifier 14
CAN1UAR4.ID13 8 Identifier 13
CAN1UAR4.ID28 7 Identifier 28
CAN1UAR4.ID27 6 Identifier 27
CAN1UAR4.ID26 5 Identifier 26
CAN1UAR4.ID25 4 Identifier 25
CAN1UAR4.ID24 3 Identifier 24
CAN1UAR4.ID23 2 Identifier 23
CAN1UAR4.ID22 1 Identifier 22
CAN1UAR4.ID21 0 Identifier 21
CAN1LAR4 0xEF44 CAN1 Lower Arbitration register 4
CAN1LAR4.ID4 15 Identifier 4
CAN1LAR4.ID3 14 Identifier 3
CAN1LAR4.ID2 13 Identifier 2
CAN1LAR4.ID1 12 Identifier 1
CAN1LAR4.ID0 11 Identifier 0
CAN1LAR4.ID12 7 Identifier 12
CAN1LAR4.ID11 6 Identifier 11
CAN1LAR4.ID10 5 Identifier 10
CAN1LAR4.ID9 4 Identifier 9
CAN1LAR4.ID8 3 Identifier 8
CAN1LAR4.ID7 2 Identifier 7
CAN1LAR4.ID6 1 Identifier 6
CAN1LAR4.ID5 0 Identifier 5
CAN1MO4 0xEF46 CAN1 Message Configuration Register 4
CAN1MO4.DLC7 7 Data Length Code 7
CAN1MO4.DLC6 6 Data Length Code 6
CAN1MO4.DLC5 5 Data Length Code 5
CAN1MO4.DLC4 4 Data Length Code 4
CAN1MO4.DIR 3 Message Direction
CAN1MO4.XTD 2 Extended Identifier
CAN1MCR5 0xEF50 CAN1 Message Control Register 5
CAN1MCR5.RMTPND15 15 Remote Pending 15
CAN1MCR5.RMTPND14 14 Remote Pending 14
CAN1MCR5.TXRQ13 13 Transmit Request 13
CAN1MCR5.TXRQ12 12 Transmit Request 12
CAN1MCR5.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR5.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR5.NEWDAT9 9 New Data 9
CAN1MCR5.NEWDAT8 8 New Data 8
CAN1MCR5.MSGVAL7 7 Message Valid 7
CAN1MCR5.MSGVAL6 6 Message Valid 6
CAN1MCR5.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR5.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR5.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR5.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR5.INTPND1 1 Interrupt Pending 1
CAN1MCR5.INTPND0 0 Interrupt Pending 0
CAN1UAR5 0xEF52 CAN1 Upper Arbitration Register 5
CAN1UAR5.ID20 15 Identifier 20
CAN1UAR5.ID19 14 Identifier 19
CAN1UAR5.ID18 13 Identifier 18
CAN1UAR5.ID17 12 Identifier 17
CAN1UAR5.ID16 11 Identifier 16
CAN1UAR5.ID15 10 Identifier 15
CAN1UAR5.ID14 9 Identifier 14
CAN1UAR5.ID13 8 Identifier 13
CAN1UAR5.ID28 7 Identifier 28
CAN1UAR5.ID27 6 Identifier 27
CAN1UAR5.ID26 5 Identifier 26
CAN1UAR5.ID25 4 Identifier 25
CAN1UAR5.ID24 3 Identifier 24
CAN1UAR5.ID23 2 Identifier 23
CAN1UAR5.ID22 1 Identifier 22
CAN1UAR5.ID21 0 Identifier 21
CAN1LAR5 0xEF54 CAN1 Lower Arbitration register 5
CAN1LAR5.ID4 15 Identifier 4
CAN1LAR5.ID3 14 Identifier 3
CAN1LAR5.ID2 13 Identifier 2
CAN1LAR5.ID1 12 Identifier 1
CAN1LAR5.ID0 11 Identifier 0
CAN1LAR5.ID12 7 Identifier 12
CAN1LAR5.ID11 6 Identifier 11
CAN1LAR5.ID10 5 Identifier 10
CAN1LAR5.ID9 4 Identifier 9
CAN1LAR5.ID8 3 Identifier 8
CAN1LAR5.ID7 2 Identifier 7
CAN1LAR5.ID6 1 Identifier 6
CAN1LAR5.ID5 0 Identifier 5
CAN1MO5 0xEF56 CAN1 Message Configuration Register 5
CAN1MO5.DLC7 7 Data Length Code 7
CAN1MO5.DLC6 6 Data Length Code 6
CAN1MO5.DLC5 5 Data Length Code 5
CAN1MO5.DLC4 4 Data Length Code 4
CAN1MO5.DIR 3 Message Direction
CAN1MO5.XTD 2 Extended Identifier
CAN1MCR6 0xEF60 CAN1 Message Control Register 6
CAN1MCR6.RMTPND15 15 Remote Pending 15
CAN1MCR6.RMTPND14 14 Remote Pending 14
CAN1MCR6.TXRQ13 13 Transmit Request 13
CAN1MCR6.TXRQ12 12 Transmit Request 12
CAN1MCR6.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR6.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR6.NEWDAT9 9 New Data 9
CAN1MCR6.NEWDAT8 8 New Data 8
CAN1MCR6.MSGVAL7 7 Message Valid 7
CAN1MCR6.MSGVAL6 6 Message Valid 6
CAN1MCR6.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR6.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR6.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR6.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR6.INTPND1 1 Interrupt Pending 1
CAN1MCR6.INTPND0 0 Interrupt Pending 0
CAN1UAR6 0xEF62 CAN1 Upper Arbitration Register 6
CAN1UAR6.ID20 15 Identifier 20
CAN1UAR6.ID19 14 Identifier 19
CAN1UAR6.ID18 13 Identifier 18
CAN1UAR6.ID17 12 Identifier 17
CAN1UAR6.ID16 11 Identifier 16
CAN1UAR6.ID15 10 Identifier 15
CAN1UAR6.ID14 9 Identifier 14
CAN1UAR6.ID13 8 Identifier 13
CAN1UAR6.ID28 7 Identifier 28
CAN1UAR6.ID27 6 Identifier 27
CAN1UAR6.ID26 5 Identifier 26
CAN1UAR6.ID25 4 Identifier 25
CAN1UAR6.ID24 3 Identifier 24
CAN1UAR6.ID23 2 Identifier 23
CAN1UAR6.ID22 1 Identifier 22
CAN1UAR6.ID21 0 Identifier 21
CAN1LAR6 0xEF64 CAN1 Lower Arbitration register 6
CAN1LAR6.ID4 15 Identifier 4
CAN1LAR6.ID3 14 Identifier 3
CAN1LAR6.ID2 13 Identifier 2
CAN1LAR6.ID1 12 Identifier 1
CAN1LAR6.ID0 11 Identifier 0
CAN1LAR6.ID12 7 Identifier 12
CAN1LAR6.ID11 6 Identifier 11
CAN1LAR6.ID10 5 Identifier 10
CAN1LAR6.ID9 4 Identifier 9
CAN1LAR6.ID8 3 Identifier 8
CAN1LAR6.ID7 2 Identifier 7
CAN1LAR6.ID6 1 Identifier 6
CAN1LAR6.ID5 0 Identifier 5
CAN1MO6 0xEF66 CAN1 Message Configuration Register 6
CAN1MO6.DLC7 7 Data Length Code 7
CAN1MO6.DLC6 6 Data Length Code 6
CAN1MO6.DLC5 5 Data Length Code 5
CAN1MO6.DLC4 4 Data Length Code 4
CAN1MO6.DIR 3 Message Direction
CAN1MO6.XTD 2 Extended Identifier
CAN1MCR7 0xEF70 CAN1 Message Control Register 7
CAN1MCR7.RMTPND15 15 Remote Pending 15
CAN1MCR7.RMTPND14 14 Remote Pending 14
CAN1MCR7.TXRQ13 13 Transmit Request 13
CAN1MCR7.TXRQ12 12 Transmit Request 12
CAN1MCR7.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR7.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR7.NEWDAT9 9 New Data 9
CAN1MCR7.NEWDAT8 8 New Data 8
CAN1MCR7.MSGVAL7 7 Message Valid 7
CAN1MCR7.MSGVAL6 6 Message Valid 6
CAN1MCR7.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR7.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR7.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR7.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR7.INTPND1 1 Interrupt Pending 1
CAN1MCR7.INTPND0 0 Interrupt Pending 0
CAN1UAR7 0xEF72 CAN1 Upper Arbitration Register 7
CAN1UAR7.ID20 15 Identifier 20
CAN1UAR7.ID19 14 Identifier 19
CAN1UAR7.ID18 13 Identifier 18
CAN1UAR7.ID17 12 Identifier 17
CAN1UAR7.ID16 11 Identifier 16
CAN1UAR7.ID15 10 Identifier 15
CAN1UAR7.ID14 9 Identifier 14
CAN1UAR7.ID13 8 Identifier 13
CAN1UAR7.ID28 7 Identifier 28
CAN1UAR7.ID27 6 Identifier 27
CAN1UAR7.ID26 5 Identifier 26
CAN1UAR7.ID25 4 Identifier 25
CAN1UAR7.ID24 3 Identifier 24
CAN1UAR7.ID23 2 Identifier 23
CAN1UAR7.ID22 1 Identifier 22
CAN1UAR7.ID21 0 Identifier 21
CAN1LAR7 0xEF74 CAN1 Lower Arbitration register 7
CAN1LAR7.ID4 15 Identifier 4
CAN1LAR7.ID3 14 Identifier 3
CAN1LAR7.ID2 13 Identifier 2
CAN1LAR7.ID1 12 Identifier 1
CAN1LAR7.ID0 11 Identifier 0
CAN1LAR7.ID12 7 Identifier 12
CAN1LAR7.ID11 6 Identifier 11
CAN1LAR7.ID10 5 Identifier 10
CAN1LAR7.ID9 4 Identifier 9
CAN1LAR7.ID8 3 Identifier 8
CAN1LAR7.ID7 2 Identifier 7
CAN1LAR7.ID6 1 Identifier 6
CAN1LAR7.ID5 0 Identifier 5
CAN1MO7 0xEF76 CAN1 Message Configuration Register 7
CAN1MO7.DLC7 7 Data Length Code 7
CAN1MO7.DLC6 6 Data Length Code 6
CAN1MO7.DLC5 5 Data Length Code 5
CAN1MO7.DLC4 4 Data Length Code 4
CAN1MO7.DIR 3 Message Direction
CAN1MO7.XTD 2 Extended Identifier
CAN1MCR8 0xEF80 CAN1 Message Control Register 8
CAN1MCR8.RMTPND15 15 Remote Pending 15
CAN1MCR8.RMTPND14 14 Remote Pending 14
CAN1MCR8.TXRQ13 13 Transmit Request 13
CAN1MCR8.TXRQ12 12 Transmit Request 12
CAN1MCR8.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR8.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR8.NEWDAT9 9 New Data 9
CAN1MCR8.NEWDAT8 8 New Data 8
CAN1MCR8.MSGVAL7 7 Message Valid 7
CAN1MCR8.MSGVAL6 6 Message Valid 6
CAN1MCR8.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR8.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR8.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR8.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR8.INTPND1 1 Interrupt Pending 1
CAN1MCR8.INTPND0 0 Interrupt Pending 0
CAN1UAR8 0xEF82 CAN1 Upper Arbitration Register 8
CAN1UAR8.ID20 15 Identifier 20
CAN1UAR8.ID19 14 Identifier 19
CAN1UAR8.ID18 13 Identifier 18
CAN1UAR8.ID17 12 Identifier 17
CAN1UAR8.ID16 11 Identifier 16
CAN1UAR8.ID15 10 Identifier 15
CAN1UAR8.ID14 9 Identifier 14
CAN1UAR8.ID13 8 Identifier 13
CAN1UAR8.ID28 7 Identifier 28
CAN1UAR8.ID27 6 Identifier 27
CAN1UAR8.ID26 5 Identifier 26
CAN1UAR8.ID25 4 Identifier 25
CAN1UAR8.ID24 3 Identifier 24
CAN1UAR8.ID23 2 Identifier 23
CAN1UAR8.ID22 1 Identifier 22
CAN1UAR8.ID21 0 Identifier 21
CAN1LAR8 0xEF84 CAN1 Lower Arbitration register 8
CAN1LAR8.ID4 15 Identifier 4
CAN1LAR8.ID3 14 Identifier 3
CAN1LAR8.ID2 13 Identifier 2
CAN1LAR8.ID1 12 Identifier 1
CAN1LAR8.ID0 11 Identifier 0
CAN1LAR8.ID12 7 Identifier 12
CAN1LAR8.ID11 6 Identifier 11
CAN1LAR8.ID10 5 Identifier 10
CAN1LAR8.ID9 4 Identifier 9
CAN1LAR8.ID8 3 Identifier 8
CAN1LAR8.ID7 2 Identifier 7
CAN1LAR8.ID6 1 Identifier 6
CAN1LAR8.ID5 0 Identifier 5
CAN1MO8 0xEF86 CAN1 Message Configuration Register 8
CAN1MO8.DLC7 7 Data Length Code 7
CAN1MO8.DLC6 6 Data Length Code 6
CAN1MO8.DLC5 5 Data Length Code 5
CAN1MO8.DLC4 4 Data Length Code 4
CAN1MO8.DIR 3 Message Direction
CAN1MO8.XTD 2 Extended Identifier
CAN1MCR9 0xEF90 CAN1 Message Control Register 9
CAN1MCR9.RMTPND15 15 Remote Pending 15
CAN1MCR9.RMTPND14 14 Remote Pending 14
CAN1MCR9.TXRQ13 13 Transmit Request 13
CAN1MCR9.TXRQ12 12 Transmit Request 12
CAN1MCR9.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR9.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR9.NEWDAT9 9 New Data 9
CAN1MCR9.NEWDAT8 8 New Data 8
CAN1MCR9.MSGVAL7 7 Message Valid 7
CAN1MCR9.MSGVAL6 6 Message Valid 6
CAN1MCR9.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR9.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR9.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR9.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR9.INTPND1 1 Interrupt Pending 1
CAN1MCR9.INTPND0 0 Interrupt Pending 0
CAN1UAR9 0xEF92 CAN1 Upper Arbitration Register 9
CAN1UAR9.ID20 15 Identifier 20
CAN1UAR9.ID19 14 Identifier 19
CAN1UAR9.ID18 13 Identifier 18
CAN1UAR9.ID17 12 Identifier 17
CAN1UAR9.ID16 11 Identifier 16
CAN1UAR9.ID15 10 Identifier 15
CAN1UAR9.ID14 9 Identifier 14
CAN1UAR9.ID13 8 Identifier 13
CAN1UAR9.ID28 7 Identifier 28
CAN1UAR9.ID27 6 Identifier 27
CAN1UAR9.ID26 5 Identifier 26
CAN1UAR9.ID25 4 Identifier 25
CAN1UAR9.ID24 3 Identifier 24
CAN1UAR9.ID23 2 Identifier 23
CAN1UAR9.ID22 1 Identifier 22
CAN1UAR9.ID21 0 Identifier 21
CAN1LAR9 0xEF94 CAN1 Lower Arbitration register 9
CAN1LAR9.ID4 15 Identifier 4
CAN1LAR9.ID3 14 Identifier 3
CAN1LAR9.ID2 13 Identifier 2
CAN1LAR9.ID1 12 Identifier 1
CAN1LAR9.ID0 11 Identifier 0
CAN1LAR9.ID12 7 Identifier 12
CAN1LAR9.ID11 6 Identifier 11
CAN1LAR9.ID10 5 Identifier 10
CAN1LAR9.ID9 4 Identifier 9
CAN1LAR9.ID8 3 Identifier 8
CAN1LAR9.ID7 2 Identifier 7
CAN1LAR9.ID6 1 Identifier 6
CAN1LAR9.ID5 0 Identifier 5
CAN1MO9 0xEF96 CAN1 Message Configuration Register 9
CAN1MO9.DLC7 7 Data Length Code 7
CAN1MO9.DLC6 6 Data Length Code 6
CAN1MO9.DLC5 5 Data Length Code 5
CAN1MO9.DLC4 4 Data Length Code 4
CAN1MO9.DIR 3 Message Direction
CAN1MO9.XTD 2 Extended Identifier
CAN1MCR10 0xEFA0 CAN1 Message Control Register 10
CAN1MCR10.RMTPND15 15 Remote Pending 15
CAN1MCR10.RMTPND14 14 Remote Pending 14
CAN1MCR10.TXRQ13 13 Transmit Request 13
CAN1MCR10.TXRQ12 12 Transmit Request 12
CAN1MCR10.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR10.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR10.NEWDAT9 9 New Data 9
CAN1MCR10.NEWDAT8 8 New Data 8
CAN1MCR10.MSGVAL7 7 Message Valid 7
CAN1MCR10.MSGVAL6 6 Message Valid 6
CAN1MCR10.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR10.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR10.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR10.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR10.INTPND1 1 Interrupt Pending 1
CAN1MCR10.INTPND0 0 Interrupt Pending 0
CAN1UAR10 0xEFA2 CAN1 Upper Arbitration Register 10
CAN1UAR10.ID20 15 Identifier 20
CAN1UAR10.ID19 14 Identifier 19
CAN1UAR10.ID18 13 Identifier 18
CAN1UAR10.ID17 12 Identifier 17
CAN1UAR10.ID16 11 Identifier 16
CAN1UAR10.ID15 10 Identifier 15
CAN1UAR10.ID14 9 Identifier 14
CAN1UAR10.ID13 8 Identifier 13
CAN1UAR10.ID28 7 Identifier 28
CAN1UAR10.ID27 6 Identifier 27
CAN1UAR10.ID26 5 Identifier 26
CAN1UAR10.ID25 4 Identifier 25
CAN1UAR10.ID24 3 Identifier 24
CAN1UAR10.ID23 2 Identifier 23
CAN1UAR10.ID22 1 Identifier 22
CAN1UAR10.ID21 0 Identifier 21
CAN1LAR10 0xEFA4 CAN1 Lower Arbitration register 10
CAN1LAR10.ID4 15 Identifier 4
CAN1LAR10.ID3 14 Identifier 3
CAN1LAR10.ID2 13 Identifier 2
CAN1LAR10.ID1 12 Identifier 1
CAN1LAR10.ID0 11 Identifier 0
CAN1LAR10.ID12 7 Identifier 12
CAN1LAR10.ID11 6 Identifier 11
CAN1LAR10.ID10 5 Identifier 10
CAN1LAR10.ID9 4 Identifier 9
CAN1LAR10.ID8 3 Identifier 8
CAN1LAR10.ID7 2 Identifier 7
CAN1LAR10.ID6 1 Identifier 6
CAN1LAR10.ID5 0 Identifier 5
CAN1MO10 0xEFA6 CAN1 Message Configuration Register 10
CAN1MO10.DLC7 7 Data Length Code 7
CAN1MO10.DLC6 6 Data Length Code 6
CAN1MO10.DLC5 5 Data Length Code 5
CAN1MO10.DLC4 4 Data Length Code 4
CAN1MO10.DIR 3 Message Direction
CAN1MO10.XTD 2 Extended Identifier
CAN1MCR11 0xEFB0 CAN1 Message Control Register 11
CAN1MCR11.RMTPND15 15 Remote Pending 15
CAN1MCR11.RMTPND14 14 Remote Pending 14
CAN1MCR11.TXRQ13 13 Transmit Request 13
CAN1MCR11.TXRQ12 12 Transmit Request 12
CAN1MCR11.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR11.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR11.NEWDAT9 9 New Data 9
CAN1MCR11.NEWDAT8 8 New Data 8
CAN1MCR11.MSGVAL7 7 Message Valid 7
CAN1MCR11.MSGVAL6 6 Message Valid 6
CAN1MCR11.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR11.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR11.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR11.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR11.INTPND1 1 Interrupt Pending 1
CAN1MCR11.INTPND0 0 Interrupt Pending 0
CAN1UAR11 0xEFB2 CAN1 Upper Arbitration Register 11
CAN1UAR11.ID20 15 Identifier 20
CAN1UAR11.ID19 14 Identifier 19
CAN1UAR11.ID18 13 Identifier 18
CAN1UAR11.ID17 12 Identifier 17
CAN1UAR11.ID16 11 Identifier 16
CAN1UAR11.ID15 10 Identifier 15
CAN1UAR11.ID14 9 Identifier 14
CAN1UAR11.ID13 8 Identifier 13
CAN1UAR11.ID28 7 Identifier 28
CAN1UAR11.ID27 6 Identifier 27
CAN1UAR11.ID26 5 Identifier 26
CAN1UAR11.ID25 4 Identifier 25
CAN1UAR11.ID24 3 Identifier 24
CAN1UAR11.ID23 2 Identifier 23
CAN1UAR11.ID22 1 Identifier 22
CAN1UAR11.ID21 0 Identifier 21
CAN1LAR11 0xEFB4 CAN1 Lower Arbitration register 11
CAN1LAR11.ID4 15 Identifier 4
CAN1LAR11.ID3 14 Identifier 3
CAN1LAR11.ID2 13 Identifier 2
CAN1LAR11.ID1 12 Identifier 1
CAN1LAR11.ID0 11 Identifier 0
CAN1LAR11.ID12 7 Identifier 12
CAN1LAR11.ID11 6 Identifier 11
CAN1LAR11.ID10 5 Identifier 10
CAN1LAR11.ID9 4 Identifier 9
CAN1LAR11.ID8 3 Identifier 8
CAN1LAR11.ID7 2 Identifier 7
CAN1LAR11.ID6 1 Identifier 6
CAN1LAR11.ID5 0 Identifier 5
CAN1MO11 0xEFB6 CAN1 Message Configuration Register 11
CAN1MO11.DLC7 7 Data Length Code 7
CAN1MO11.DLC6 6 Data Length Code 6
CAN1MO11.DLC5 5 Data Length Code 5
CAN1MO11.DLC4 4 Data Length Code 4
CAN1MO11.DIR 3 Message Direction
CAN1MO11.XTD 2 Extended Identifier
CAN1MCR12 0xEFC0 CAN1 Message Control Register 12
CAN1MCR12.RMTPND15 15 Remote Pending 15
CAN1MCR12.RMTPND14 14 Remote Pending 14
CAN1MCR12.TXRQ13 13 Transmit Request 13
CAN1MCR12.TXRQ12 12 Transmit Request 12
CAN1MCR12.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR12.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR12.NEWDAT9 9 New Data 9
CAN1MCR12.NEWDAT8 8 New Data 8
CAN1MCR12.MSGVAL7 7 Message Valid 7
CAN1MCR12.MSGVAL6 6 Message Valid 6
CAN1MCR12.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR12.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR12.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR12.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR12.INTPND1 1 Interrupt Pending 1
CAN1MCR12.INTPND0 0 Interrupt Pending 0
CAN1UAR12 0xEFC2 CAN1 Upper Arbitration Register 12
CAN1UAR12.ID20 15 Identifier 20
CAN1UAR12.ID19 14 Identifier 19
CAN1UAR12.ID18 13 Identifier 18
CAN1UAR12.ID17 12 Identifier 17
CAN1UAR12.ID16 11 Identifier 16
CAN1UAR12.ID15 10 Identifier 15
CAN1UAR12.ID14 9 Identifier 14
CAN1UAR12.ID13 8 Identifier 13
CAN1UAR12.ID28 7 Identifier 28
CAN1UAR12.ID27 6 Identifier 27
CAN1UAR12.ID26 5 Identifier 26
CAN1UAR12.ID25 4 Identifier 25
CAN1UAR12.ID24 3 Identifier 24
CAN1UAR12.ID23 2 Identifier 23
CAN1UAR12.ID22 1 Identifier 22
CAN1UAR12.ID21 0 Identifier 21
CAN1LAR12 0xEFC4 CAN1 Lower Arbitration register 12
CAN1LAR12.ID4 15 Identifier 4
CAN1LAR12.ID3 14 Identifier 3
CAN1LAR12.ID2 13 Identifier 2
CAN1LAR12.ID1 12 Identifier 1
CAN1LAR12.ID0 11 Identifier 0
CAN1LAR12.ID12 7 Identifier 12
CAN1LAR12.ID11 6 Identifier 11
CAN1LAR12.ID10 5 Identifier 10
CAN1LAR12.ID9 4 Identifier 9
CAN1LAR12.ID8 3 Identifier 8
CAN1LAR12.ID7 2 Identifier 7
CAN1LAR12.ID6 1 Identifier 6
CAN1LAR12.ID5 0 Identifier 5
CAN1MO12 0xEFC6 CAN1 Message Configuration Register 12
CAN1MO12.DLC7 7 Data Length Code 7
CAN1MO12.DLC6 6 Data Length Code 6
CAN1MO12.DLC5 5 Data Length Code 5
CAN1MO12.DLC4 4 Data Length Code 4
CAN1MO12.DIR 3 Message Direction
CAN1MO12.XTD 2 Extended Identifier
CAN1MCR13 0xEFD0 CAN1 Message Control Register 13
CAN1MCR13.RMTPND15 15 Remote Pending 15
CAN1MCR13.RMTPND14 14 Remote Pending 14
CAN1MCR13.TXRQ13 13 Transmit Request 13
CAN1MCR13.TXRQ12 12 Transmit Request 12
CAN1MCR13.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR13.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR13.NEWDAT9 9 New Data 9
CAN1MCR13.NEWDAT8 8 New Data 8
CAN1MCR13.MSGVAL7 7 Message Valid 7
CAN1MCR13.MSGVAL6 6 Message Valid 6
CAN1MCR13.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR13.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR13.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR13.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR13.INTPND1 1 Interrupt Pending 1
CAN1MCR13.INTPND0 0 Interrupt Pending 0
CAN1UAR13 0xEFD2 CAN1 Upper Arbitration Register 13
CAN1UAR13.ID20 15 Identifier 20
CAN1UAR13.ID19 14 Identifier 19
CAN1UAR13.ID18 13 Identifier 18
CAN1UAR13.ID17 12 Identifier 17
CAN1UAR13.ID16 11 Identifier 16
CAN1UAR13.ID15 10 Identifier 15
CAN1UAR13.ID14 9 Identifier 14
CAN1UAR13.ID13 8 Identifier 13
CAN1UAR13.ID28 7 Identifier 28
CAN1UAR13.ID27 6 Identifier 27
CAN1UAR13.ID26 5 Identifier 26
CAN1UAR13.ID25 4 Identifier 25
CAN1UAR13.ID24 3 Identifier 24
CAN1UAR13.ID23 2 Identifier 23
CAN1UAR13.ID22 1 Identifier 22
CAN1UAR13.ID21 0 Identifier 21
CAN1LAR13 0xEFD4 CAN1 Lower Arbitration register 13
CAN1LAR13.ID4 15 Identifier 4
CAN1LAR13.ID3 14 Identifier 3
CAN1LAR13.ID2 13 Identifier 2
CAN1LAR13.ID1 12 Identifier 1
CAN1LAR13.ID0 11 Identifier 0
CAN1LAR13.ID12 7 Identifier 12
CAN1LAR13.ID11 6 Identifier 11
CAN1LAR13.ID10 5 Identifier 10
CAN1LAR13.ID9 4 Identifier 9
CAN1LAR13.ID8 3 Identifier 8
CAN1LAR13.ID7 2 Identifier 7
CAN1LAR13.ID6 1 Identifier 6
CAN1LAR13.ID5 0 Identifier 5
CAN1MO13 0xEFD6 CAN1 Message Configuration Register 13
CAN1MO13.DLC7 7 Data Length Code 7
CAN1MO13.DLC6 6 Data Length Code 6
CAN1MO13.DLC5 5 Data Length Code 5
CAN1MO13.DLC4 4 Data Length Code 4
CAN1MO13.DIR 3 Message Direction
CAN1MO13.XTD 2 Extended Identifier
CAN1MCR14 0xEFE0 CAN1 Message Control Register 14
CAN1MCR14.RMTPND15 15 Remote Pending 15
CAN1MCR14.RMTPND14 14 Remote Pending 14
CAN1MCR14.TXRQ13 13 Transmit Request 13
CAN1MCR14.TXRQ12 12 Transmit Request 12
CAN1MCR14.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR14.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR14.NEWDAT9 9 New Data 9
CAN1MCR14.NEWDAT8 8 New Data 8
CAN1MCR14.MSGVAL7 7 Message Valid 7
CAN1MCR14.MSGVAL6 6 Message Valid 6
CAN1MCR14.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR14.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR14.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR14.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR14.INTPND1 1 Interrupt Pending 1
CAN1MCR14.INTPND0 0 Interrupt Pending 0
CAN1UAR14 0xEFE2 CAN1 Upper Arbitration Register 14
CAN1UAR14.ID20 15 Identifier 20
CAN1UAR14.ID19 14 Identifier 19
CAN1UAR14.ID18 13 Identifier 18
CAN1UAR14.ID17 12 Identifier 17
CAN1UAR14.ID16 11 Identifier 16
CAN1UAR14.ID15 10 Identifier 15
CAN1UAR14.ID14 9 Identifier 14
CAN1UAR14.ID13 8 Identifier 13
CAN1UAR14.ID28 7 Identifier 28
CAN1UAR14.ID27 6 Identifier 27
CAN1UAR14.ID26 5 Identifier 26
CAN1UAR14.ID25 4 Identifier 25
CAN1UAR14.ID24 3 Identifier 24
CAN1UAR14.ID23 2 Identifier 23
CAN1UAR14.ID22 1 Identifier 22
CAN1UAR14.ID21 0 Identifier 21
CAN1LAR14 0xEFE4 CAN1 Lower Arbitration register 14
CAN1LAR14.ID4 15 Identifier 4
CAN1LAR14.ID3 14 Identifier 3
CAN1LAR14.ID2 13 Identifier 2
CAN1LAR14.ID1 12 Identifier 1
CAN1LAR14.ID0 11 Identifier 0
CAN1LAR14.ID12 7 Identifier 12
CAN1LAR14.ID11 6 Identifier 11
CAN1LAR14.ID10 5 Identifier 10
CAN1LAR14.ID9 4 Identifier 9
CAN1LAR14.ID8 3 Identifier 8
CAN1LAR14.ID7 2 Identifier 7
CAN1LAR14.ID6 1 Identifier 6
CAN1LAR14.ID5 0 Identifier 5
CAN1MO14 0xEFE6 CAN1 Message Configuration Register 14
CAN1MO14.DLC7 7 Data Length Code 7
CAN1MO14.DLC6 6 Data Length Code 6
CAN1MO14.DLC5 5 Data Length Code 5
CAN1MO14.DLC4 4 Data Length Code 4
CAN1MO14.DIR 3 Message Direction
CAN1MO14.XTD 2 Extended Identifier
CAN1MCR15 0xEFF0 CAN1 Message Control Register 15
CAN1MCR15.RMTPND15 15 Remote Pending 15
CAN1MCR15.RMTPND14 14 Remote Pending 14
CAN1MCR15.TXRQ13 13 Transmit Request 13
CAN1MCR15.TXRQ12 12 Transmit Request 12
CAN1MCR15.MSGLST_CPUUPD11 11 Message Lost/CPU Update 11
CAN1MCR15.MSGLST_CPUUPD10 10 Message Lost/CPU Update 10
CAN1MCR15.NEWDAT9 9 New Data 9
CAN1MCR15.NEWDAT8 8 New Data 8
CAN1MCR15.MSGVAL7 7 Message Valid 7
CAN1MCR15.MSGVAL6 6 Message Valid 6
CAN1MCR15.TXIE5 5 Transmit Interrupt Enable 5
CAN1MCR15.TXIE4 4 Transmit Interrupt Enable 4
CAN1MCR15.RXIE3 3 Receive Interrupt Enable 3
CAN1MCR15.RXIE2 2 Receive Interrupt Enable 2
CAN1MCR15.INTPND1 1 Interrupt Pending 1
CAN1MCR15.INTPND0 0 Interrupt Pending 0
CAN1UAR15 0xEFF2 CAN1 Upper Arbitration Register 15
CAN1UAR15.ID20 15 Identifier 20
CAN1UAR15.ID19 14 Identifier 19
CAN1UAR15.ID18 13 Identifier 18
CAN1UAR15.ID17 12 Identifier 17
CAN1UAR15.ID16 11 Identifier 16
CAN1UAR15.ID15 10 Identifier 15
CAN1UAR15.ID14 9 Identifier 14
CAN1UAR15.ID13 8 Identifier 13
CAN1UAR15.ID28 7 Identifier 28
CAN1UAR15.ID27 6 Identifier 27
CAN1UAR15.ID26 5 Identifier 26
CAN1UAR15.ID25 4 Identifier 25
CAN1UAR15.ID24 3 Identifier 24
CAN1UAR15.ID23 2 Identifier 23
CAN1UAR15.ID22 1 Identifier 22
CAN1UAR15.ID21 0 Identifier 21
CAN1LAR15 0xEFF4 CAN1 Lower Arbitration register 15
CAN1LAR15.ID4 15 Identifier 4
CAN1LAR15.ID3 14 Identifier 3
CAN1LAR15.ID2 13 Identifier 2
CAN1LAR15.ID1 12 Identifier 1
CAN1LAR15.ID0 11 Identifier 0
CAN1LAR15.ID12 7 Identifier 12
CAN1LAR15.ID11 6 Identifier 11
CAN1LAR15.ID10 5 Identifier 10
CAN1LAR15.ID9 4 Identifier 9
CAN1LAR15.ID8 3 Identifier 8
CAN1LAR15.ID7 2 Identifier 7
CAN1LAR15.ID6 1 Identifier 6
CAN1LAR15.ID5 0 Identifier 5
CAN1MO15 0xEFF6 CAN1 Message Configuration Register 15
CAN1MO15.DLC7 7 Data Length Code 7
CAN1MO15.DLC6 6 Data Length Code 6
CAN1MO15.DLC5 5 Data Length Code 5
CAN1MO15.DLC4 4 Data Length Code 4
CAN1MO15.DIR 3 Message Direction
CAN1MO15.XTD 2 Extended Identifier
; E Special Function Registers
QX0 0xF000 MAC Unit Offset Register QX0
QX0.QX15 15
QX0.QX14 14
QX0.QX13 13
QX0.QX12 12
QX0.QX11 11
QX0.QX10 10
QX0.QX9 9
QX0.QX8 8
QX0.QX7 7
QX0.QX6 6
QX0.QX5 5
QX0.QX4 4
QX0.QX3 3
QX0.QX2 2
QX0.QX1 1
QX1 0xF002 MAC Unit Offset Register QX1
QX1.QX15 15
QX1.QX14 14
QX1.QX13 13
QX1.QX12 12
QX1.QX11 11
QX1.QX10 10
QX1.QX9 9
QX1.QX8 8
QX1.QX7 7
QX1.QX6 6
QX1.QX5 5
QX1.QX4 4
QX1.QX3 3
QX1.QX2 2
QX1.QX1 1
QR0 0xF004 MAC Unit Offset Register QR0
QR0.QR15 15
QR0.QR14 14
QR0.QR13 13
QR0.QR12 12
QR0.QR11 11
QR0.QR10 10
QR0.QR9 9
QR0.QR8 8
QR0.QR7 7
QR0.QR6 6
QR0.QR5 5
QR0.QR4 4
QR0.QR3 3
QR0.QR2 2
QR0.QR1 1
QR1 0xF006 MAC Unit Offset Register QR1
QR1.QR15 15
QR1.QR14 14
QR1.QR13 13
QR1.QR12 12
QR1.QR11 11
QR1.QR10 10
QR1.QR9 9
QR1.QR8 8
QR1.QR7 7
QR1.QR6 6
QR1.QR5 5
QR1.QR4 4
QR1.QR3 3
QR1.QR2 2
QR1.QR1 1
XPERCON 0xF024 XPER Configuration Register
XPERCON.XPWMEN 4 XPWM Enable Bit
XPERCON.XPERCONEN3 3 XPORT9, XTIMER, XPORT10, XADCMUX Enable Bit
XPERCON.XRAMEN 2 XRAM Enable Bit
XPERCON.CAN2EN 1 CAN2 Enable Bit
XPERCON.CAN1EN 0 CAN1 Enable Bit
PT0 0xF030 PWM Module Up/Down Counter 0
PT1 0xF032 PWM Module Up/Down Counter 1
PT2 0xF034 PWM Module Up/Down Counter 2
PT3 0xF036 PWM Module Up/Down Counter 3
PP0 0xF038 PWM Module Period Register 0
PP1 0xF03A PWM Module Period Register 1
PP2 0xF03C PWM Module Period Register 2
PP3 0xF03E PWM Module Period Register 3
T7 0xF050 CAPCOM Timer 7 Register
T8 0xF052 CAPCOM Timer 8 Register
T7REL 0xF054 CAPCOM Timer 7 Reload Register
T8REL 0xF056 CAPCOM Timer 8 Reload Register
IDPROG 0xF078 Programming Voltage Identifier Register
IDMEM 0xF07A On-chip Memory Identifier Register
IDCHIP 0xF07C Device Identifier Register
IDMANUF 0xF07E Manufacturer Identifier Register
POCON0L 0xF080 PORT0 Low Outpout Control Register
POCON0H 0xF082 PORT0 High Output Control Register
POCON1L 0xF084 PORT1 Low Output Control Register
POCON1H 0xF086 PORT1 High Output Control Register
POCON2 0xF088 Port2 Output Control Register
POCON3 0xF08A Port3 Output Control Register
POCON4 0xF08C Port4 Output Control Register
POCON6 0xF08E Port6 Output Control Register
POCON7 0xF090 Port7 Output Control Register
POCON8 0xF092 Port8 Output Control Register
ADDAT2 0xF0A0 A/D Converter 2 Result Register
ADDAT2.CHNR15 15 Channel Number bit 15
ADDAT2.CHNR14 14 Channel Number bit 14
ADDAT2.CHNR13 13 Channel Number bit 13
ADDAT2.CHNR12 12 Channel Number bit 12
ADDAT2.ADRES9 9 A/D Conversion Result 9
ADDAT2.ADRES8 8 A/D Conversion Result 8
ADDAT2.ADRES7 7 A/D Conversion Result 7
ADDAT2.ADRES6 6 A/D Conversion Result 6
ADDAT2.ADRES5 5 A/D Conversion Result 5
ADDAT2.ADRES4 4 A/D Conversion Result 4
ADDAT2.ADRES3 3 A/D Conversion Result 3
ADDAT2.ADRES2 2 A/D Conversion Result 2
ADDAT2.ADRES1 1 A/D Conversion Result 1
ADDAT2.ADRES0 0 A/D Conversion Result 0
POCON20 0xF0AA ALE, RD, WR Output Control Register
POCON20.PN1DC_7 7 ALE Driver Characteristic (output current)
POCON20.PN1DC_6 6 ALE Driver Characteristic (output current)
POCON20.PN1EC_5 5 ALE Edge Characteristic (rise/fall time)
POCON20.PN1EC_4 4 ALE Edge Characteristic (rise/fall time)
POCON20.PN0DC_3 3 RD, WR Driver Characteristic (output current)
POCON20.PN0DC_2 2 RD, WR Driver Characteristic (output current)
POCON20.PN0EC_1 1 RD, WR Edge Characteristic (rise/fall time)
POCON20.PN0EC_0 0 RD, WR Edge Characteristic (rise/fall time)
SSCTB 0xF0B0 SSC Transmit Buffer (write only)
SSCTB.SSCTB15 15
SSCTB.SSCTB14 14
SSCTB.SSCTB13 13
SSCTB.SSCTB12 12
SSCTB.SSCTB11 11
SSCTB.SSCTB10 10
SSCTB.SSCTB9 9
SSCTB.SSCTB8 8
SSCTB.SSCTB7 7
SSCTB.SSCTB6 6
SSCTB.SSCTB5 5
SSCTB.SSCTB4 4
SSCTB.SSCTB3 3
SSCTB.SSCTB2 2
SSCTB.SSCTB1 1
SSCTB.SSCTB0 0
SSCRB 0xF0B2 SSC Receive Buffer (read only)
SSCRB.SSCRB15 15
SSCRB.SSCRB14 14
SSCRB.SSCRB13 13
SSCRB.SSCRB12 12
SSCRB.SSCRB11 11
SSCRB.SSCRB10 10
SSCRB.SSCRB9 9
SSCRB.SSCRB8 8
SSCRB.SSCRB7 7
SSCRB.SSCRB6 6
SSCRB.SSCRB5 5
SSCRB.SSCRB4 4
SSCRB.SSCRB3 3
SSCRB.SSCRB2 2
SSCRB.SSCRB1 1
SSCRB.SSCRB0 0
SSCBR 0xF0B4 SSC Baud rate Register
SSCBR.SSCBR15 15
SSCBR.SSCBR14 14
SSCBR.SSCBR13 13
SSCBR.SSCBR12 12
SSCBR.SSCBR11 11
SSCBR.SSCBR10 10
SSCBR.SSCBR9 9
SSCBR.SSCBR8 8
SSCBR.SSCBR7 7
SSCBR.SSCBR6 6
SSCBR.SSCBR5 5
SSCBR.SSCBR4 4
SSCBR.SSCBR3 3
SSCBR.SSCBR2 2
SSCBR.SSCBR1 1
SSCBR.SSCBR0 0
DP0L 0xF100 P0L Direction Control Register
DP0L.DP0L7 7 Port direction register DP0L bit 7
DP0L.DP0L6 6 Port direction register DP0L bit 6
DP0L.DP0L5 5 Port direction register DP0L bit 5
DP0L.DP0L4 4 Port direction register DP0L bit 4
DP0L.DP0L3 3 Port direction register DP0L bit 3
DP0L.DP0L2 2 Port direction register DP0L bit 2
DP0L.DP0L1 1 Port direction register DP0L bit 1
DP0L.DP0L0 0 Port direction register DP0L bit 0
DP0H 0xF102 P0H Direction Control Register
DP0H.DP0H7 7 Port direction register DP0H bit 7
DP0H.DP0H6 6 Port direction register DP0H bit 6
DP0H.DP0H5 5 Port direction register DP0H bit 5
DP0H.DP0H4 4 Port direction register DP0H bit 4
DP0H.DP0H3 3 Port direction register DP0H bit 3
DP0H.DP0H2 2 Port direction register DP0H bit 2
DP0H.DP0H1 1 Port direction register DP0H bit 1
DP0H.DP0H0 0 Port direction register DP0H bit 0
DP1L 0xF104 P1L Direction Control Register
DP1L.DP1L7 7 Port direction register DP1L bit 7
DP1L.DP1L6 6 Port direction register DP1L bit 6
DP1L.DP1L5 5 Port direction register DP1L bit 5
DP1L.DP1L4 4 Port direction register DP1L bit 4
DP1L.DP1L3 3 Port direction register DP1L bit 3
DP1L.DP1L2 2 Port direction register DP1L bit 2
DP1L.DP1L1 1 Port direction register DP1L bit 1
DP1L.DP1L0 0 Port direction register DP1L bit 0
DP1H 0xF106 P1H Direction Control Register
DP1H.DP1H7 7 Port direction register DP1H bit 7
DP1H.DP1H6 6 Port direction register DP1H bit 6
DP1H.DP1H5 5 Port direction register DP1H bit 5
DP1H.DP1H4 4 Port direction register DP1H bit 4
DP1H.DP1H3 3 Port direction register DP1H bit 3
DP1H.DP1H2 2 Port direction register DP1H bit 2
DP1H.DP1H1 1 Port direction register DP1H bit 1
DP1H.DP1H0 0 Port direction register DP1H bit 0
RP0H 0xF108 System Start-up Configuration Register (Read only)
RP0H.CLKCFG7 7 P0H.7 CPU Frequency
RP0H.CLKCFG6 6 P0H.6 CPU Frequency
RP0H.CLKCFG5 5 P0H.5 CPU Frequency
RP0H.SALSEL4 4 Segment Address Line Selection bit 4
RP0H.SALSEL3 3 Segment Address Line Selection bit 3
RP0H.CSSEL2 2 Chip Select Line Selection bit 2
RP0H.CSSEL1 1 Chip Select Line Selection bit 1
RP0H.WRC0 0 Write Configuration Control
CC16IC 0xF160 CAPCOM Register 16 Interrupt Control Register
CC16IC.CC16IR 7 Interrupt Request Flag
CC16IC.CC16IE 6 Interrupt Enable Control bit
CC16IC.ILVL_5 5 Interrupt Priority Level bit 5
CC16IC.ILVL_4 4 Interrupt Priority Level bit 4
CC16IC.ILVL_3 3 Interrupt Priority Level bit 3
CC16IC.ILVL_2 2 Interrupt Priority Level bit 2
CC16IC.GLVL_1 1 Group Level bit 1
CC16IC.GLVL_0 0 Group Level bit 0
CC17IC 0xF162 CAPCOM Register 17 Interrupt Control Register
CC17IC.CC17IR 7 Interrupt Request Flag
CC17IC.CC17IE 6 Interrupt Enable Control bit
CC17IC.ILVL_5 5 Interrupt Priority Level bit 5
CC17IC.ILVL_4 4 Interrupt Priority Level bit 4
CC17IC.ILVL_3 3 Interrupt Priority Level bit 3
CC17IC.ILVL_2 2 Interrupt Priority Level bit 2
CC17IC.GLVL_1 1 Group Level bit 1
CC17IC.GLVL_0 0 Group Level bit 0
CC18IC 0xF164 CAPCOM Register 18 Interrupt Control Register
CC18IC.CC18IR 7 Interrupt Request Flag
CC18IC.CC18IE 6 Interrupt Enable Control bit
CC18IC.ILVL_5 5 Interrupt Priority Level bit 5
CC18IC.ILVL_4 4 Interrupt Priority Level bit 4
CC18IC.ILVL_3 3 Interrupt Priority Level bit 3
CC18IC.ILVL_2 2 Interrupt Priority Level bit 2
CC18IC.GLVL_1 1 Group Level bit 1
CC18IC.GLVL_0 0 Group Level bit 0
CC19IC 0xF166 CAPCOM Register 19 Interrupt Control Register
CC19IC.CC19IR 7 Interrupt Request Flag
CC19IC.CC19IE 6 Interrupt Enable Control bit
CC19IC.ILVL_5 5 Interrupt Priority Level bit 5
CC19IC.ILVL_4 4 Interrupt Priority Level bit 4
CC19IC.ILVL_3 3 Interrupt Priority Level bit 3
CC19IC.ILVL_2 2 Interrupt Priority Level bit 2
CC19IC.GLVL_1 1 Group Level bit 1
CC19IC.GLVL_0 0 Group Level bit 0
CC20IC 0xF168 CAPCOM Register 20 Interrupt Control Register
CC20IC.CC20IR 7 Interrupt Request Flag
CC20IC.CC20IE 6 Interrupt Enable Control bit
CC20IC.ILVL_5 5 Interrupt Priority Level bit 5
CC20IC.ILVL_4 4 Interrupt Priority Level bit 4
CC20IC.ILVL_3 3 Interrupt Priority Level bit 3
CC20IC.ILVL_2 2 Interrupt Priority Level bit 2
CC20IC.GLVL_1 1 Group Level bit 1
CC20IC.GLVL_0 0 Group Level bit 0
CC21IC 0xF16A CAPCOM Register 21 Interrupt Control Register
CC21IC.CC21IR 7 Interrupt Request Flag
CC21IC.CC21IE 6 Interrupt Enable Control bit
CC21IC.ILVL_5 5 Interrupt Priority Level bit 5
CC21IC.ILVL_4 4 Interrupt Priority Level bit 4
CC21IC.ILVL_3 3 Interrupt Priority Level bit 3
CC21IC.ILVL_2 2 Interrupt Priority Level bit 2
CC21IC.GLVL_1 1 Group Level bit 1
CC21IC.GLVL_0 0 Group Level bit 0
CC22IC 0xF16C CAPCOM Register 22 Interrupt Control Register
CC22IC.CC22IR 7 Interrupt Request Flag
CC22IC.CC22IE 6 Interrupt Enable Control bit
CC22IC.ILVL_5 5 Interrupt Priority Level bit 5
CC22IC.ILVL_4 4 Interrupt Priority Level bit 4
CC22IC.ILVL_3 3 Interrupt Priority Level bit 3
CC22IC.ILVL_2 2 Interrupt Priority Level bit 2
CC22IC.GLVL_1 1 Group Level bit 1
CC22IC.GLVL_0 0 Group Level bit 0
CC23IC 0xF16E CAPCOM Register 23 Interrupt Control Register
CC23IC.CC23IR 7 Interrupt Request Flag
CC23IC.CC23IE 6 Interrupt Enable Control bit
CC23IC.ILVL_5 5 Interrupt Priority Level bit 5
CC23IC.ILVL_4 4 Interrupt Priority Level bit 4
CC23IC.ILVL_3 3 Interrupt Priority Level bit 3
CC23IC.ILVL_2 2 Interrupt Priority Level bit 2
CC23IC.GLVL_1 1 Group Level bit 1
CC23IC.GLVL_0 0 Group Level bit 0
CC24IC 0xF170 CAPCOM Register 24 Interrupt Control Register
CC24IC.CC24IR 7 Interrupt Request Flag
CC24IC.CC24IE 6 Interrupt Enable Control bit
CC24IC.ILVL_5 5 Interrupt Priority Level bit 5
CC24IC.ILVL_4 4 Interrupt Priority Level bit 4
CC24IC.ILVL_3 3 Interrupt Priority Level bit 3
CC24IC.ILVL_2 2 Interrupt Priority Level bit 2
CC24IC.GLVL_1 1 Group Level bit 1
CC24IC.GLVL_0 0 Group Level bit 0
CC25IC 0xF172 CAPCOM Register 25 Interrupt Control Register
CC25IC.CC25IR 7 Interrupt Request Flag
CC25IC.CC25IE 6 Interrupt Enable Control bit
CC25IC.ILVL_5 5 Interrupt Priority Level bit 5
CC25IC.ILVL_4 4 Interrupt Priority Level bit 4
CC25IC.ILVL_3 3 Interrupt Priority Level bit 3
CC25IC.ILVL_2 2 Interrupt Priority Level bit 2
CC25IC.GLVL_1 1 Group Level bit 1
CC25IC.GLVL_0 0 Group Level bit 0
CC26IC 0xF174 CAPCOM Register 26 Interrupt Control Register
CC26IC.CC26IR 7 Interrupt Request Flag
CC26IC.CC26IE 6 Interrupt Enable Control bit
CC26IC.ILVL_5 5 Interrupt Priority Level bit 5
CC26IC.ILVL_4 4 Interrupt Priority Level bit 4
CC26IC.ILVL_3 3 Interrupt Priority Level bit 3
CC26IC.ILVL_2 2 Interrupt Priority Level bit 2
CC26IC.GLVL_1 1 Group Level bit 1
CC26IC.GLVL_0 0 Group Level bit 0
CC27IC 0xF176 CAPCOM Register 27 Interrupt Control Register
CC27IC.CC27IR 7 Interrupt Request Flag
CC27IC.CC27IE 6 Interrupt Enable Control bit
CC27IC.ILVL_5 5 Interrupt Priority Level bit 5
CC27IC.ILVL_4 4 Interrupt Priority Level bit 4
CC27IC.ILVL_3 3 Interrupt Priority Level bit 3
CC27IC.ILVL_2 2 Interrupt Priority Level bit 2
CC27IC.GLVL_1 1 Group Level bit 1
CC27IC.GLVL_0 0 Group Level bit 0
CC28IC 0xF178 CAPCOM Register 28 Interrupt Control Register
CC28IC.CC28IR 7 Interrupt Request Flag
CC28IC.CC28IE 6 Interrupt Enable Control bit
CC28IC.ILVL_5 5 Interrupt Priority Level bit 5
CC28IC.ILVL_4 4 Interrupt Priority Level bit 4
CC28IC.ILVL_3 3 Interrupt Priority Level bit 3
CC28IC.ILVL_2 2 Interrupt Priority Level bit 2
CC28IC.GLVL_1 1 Group Level bit 1
CC28IC.GLVL_0 0 Group Level bit 0
T7IC 0xF17A CAPCOM Timer 7 Interrupt Control Register
T7IC.T7IR 7 Interrupt Request Flag
T7IC.T7IE 6 Interrupt Enable Control bit
T7IC.ILVL5 5 Interrupt Priority Level bit 5
T7IC.ILVL4 4 Interrupt Priority Level bit 4
T7IC.ILVL3 3 Interrupt Priority Level bit 3
T7IC.ILVL2 2 Interrupt Priority Level bit 2
T7IC.GLVL1 1 Group Level bit 1
T7IC.GLVL0 0 Group Level bit 0
T8IC 0xF17C CAPCOM Timer 8 Interrupt Control Register
T8IC.T8IR 7 Interrupt Request Flag
T8IC.T8IE 6 Interrupt Enable Control bit
T8IC.ILVL5 5 Interrupt Priority Level bit 5
T8IC.ILVL4 4 Interrupt Priority Level bit 4
T8IC.ILVL3 3 Interrupt Priority Level bit 3
T8IC.ILVL2 2 Interrupt Priority Level bit 2
T8IC.GLVL1 1 Group Level bit 1
T8IC.GLVL0 0 Group Level bit 0
PWMIC 0xF17E PWM Module Interrupt Control Register
PWMIC.PWMIR 7 Interrupt Request Flag
PWMIC.PWMIE 6 Interrupt Enable Control bit
PWMIC.ILVL5 5 Interrupt Priority Level bit 5
PWMIC.ILVL4 4 Interrupt Priority Level bit 4
PWMIC.ILVL3 3 Interrupt Priority Level bit 3
PWMIC.ILVL2 2 Interrupt Priority Level bit 2
PWMIC.GLVL1 1 Group Level bit 1
PWMIC.GLVL0 0 Group Level bit 0
CC29IC 0xF184 CAPCOM Register 29 Interrupt Control Register
CC29IC.CC29IR 7 Interrupt Request Flag
CC29IC.CC29IE 6 Interrupt Enable Control bit
CC29IC.ILVL5 5 Interrupt Priority Level bit 5
CC29IC.ILVL4 4 Interrupt Priority Level bit 4
CC29IC.ILVL3 3 Interrupt Priority Level bit 3
CC29IC.ILVL2 2 Interrupt Priority Level bit 2
CC29IC.GLVL1 1 Group Level bit 1
CC29IC.GLVL0 0 Group Level bit 0
XP0IC 0xF186 CAN1 Module Interrupt Control Register
XP0IC.X0IR 7 Interrupt Request Flag
XP0IC.X0IE 6 Interrupt Enable Control bit
XP0IC.ILVL5 5 Interrupt Priority Level bit 5
XP0IC.ILVL4 4 Interrupt Priority Level bit 4
XP0IC.ILVL3 3 Interrupt Priority Level bit 3
XP0IC.ILVL2 2 Interrupt Priority Level bit 2
XP0IC.GLVL1 1 Group Level bit 1
XP0IC.GLVL0 0 Group Level bit 0
CC30IC 0xF18C CAPCOM Register 30 Interrupt Control Register
CC30IC.CC30IR 7 Interrupt Request Flag
CC30IC.CC30IE 6 Interrupt Enable Control bit
CC30IC.ILVL5 5 Interrupt Priority Level bit 5
CC30IC.ILVL4 4 Interrupt Priority Level bit 4
CC30IC.ILVL3 3 Interrupt Priority Level bit 3
CC30IC.ILVL2 2 Interrupt Priority Level bit 2
CC30IC.GLVL1 1 Group Level bit 1
CC30IC.GLVL0 0 Group Level bit 0
XP1IC 0xF18E CAN2 Module Interrupt Control Register
XP1IC.X1IR 7 Interrupt Request Flag
XP1IC.X1IE 6 Interrupt Enable Control bit
XP1IC.ILVL5 5 Interrupt Priority Level bit 5
XP1IC.ILVL4 4 Interrupt Priority Level bit 4
XP1IC.ILVL3 3 Interrupt Priority Level bit 3
XP1IC.ILVL2 2 Interrupt Priority Level bit 2
XP1IC.GLVL1 1 Group Level bit 1
XP1IC.GLVL0 0 Group Level bit 0
CC31IC 0xF194 CAPCOM Register 31 Interrupt Control Register
CC31IC.CC31IR 7 Interrupt Request Flag
CC31IC.CC31IE 6 Interrupt Enable Control bit
CC31IC.ILVL5 5 Interrupt Priority Level bit 5
CC31IC.ILVL4 4 Interrupt Priority Level bit 4
CC31IC.ILVL3 3 Interrupt Priority Level bit 3
CC31IC.ILVL2 2 Interrupt Priority Level bit 2
CC31IC.GLVL1 1 Group Level bit 1
CC31IC.GLVL0 0 Group Level bit 0
XP2IC 0xF196 XPWM Module Interrupt Control Register
XP2IC.X2IR 7 Interrupt Request Flag
XP2IC.X2IE 6 Interrupt Enable Control bit
XP2IC.ILVL5 5 Interrupt Priority Level bit 5
XP2IC.ILVL4 4 Interrupt Priority Level bit 4
XP2IC.ILVL3 3 Interrupt Priority Level bit 3
XP2IC.ILVL2 2 Interrupt Priority Level bit 2
XP2IC.GLVL1 1 Group Level bit 1
XP2IC.GLVL0 0 Group Level bit 0
S0TBIC 0xF19C Serial Channel 0 Transmit Buffer Interrupt Control Register
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
S0TBIC.ILVL5 5
S0TBIC.ILVL4 4
S0TBIC.ILVL3 3
S0TBIC.ILVL2 2
S0TBIC.GLVL1 1
S0TBIC.GLVL0 0
XP3IC 0xF19E PLL unlock Interrupt Control Register
XP3IC.X2IR 7 Interrupt Request Flag
XP3IC.X2IE 6 Interrupt Enable Control bit
XP3IC.ILVL5 5 Interrupt Priority Level bit 5
XP3IC.ILVL4 4 Interrupt Priority Level bit 4
XP3IC.ILVL3 3 Interrupt Priority Level bit 3
XP3IC.ILVL2 2 Interrupt Priority Level bit 2
XP3IC.GLVL1 1 Group Level bit 1
XP3IC.GLVL0 0 Group Level bit 0
EXICON 0xF1C0 External Interrupt Control Register
EXICON.EXI7ES_15 15 External Interrupt 7 Edge Selection Field bit 15
EXICON.EXI7ES_14 14 External Interrupt 7 Edge Selection Field bit 14
EXICON.EXI6ES_13 13 External Interrupt 6 Edge Selection Field bit 13
EXICON.EXI6ES_12 12 External Interrupt 6 Edge Selection Field bit 12
EXICON.EXI5ES_11 11 External Interrupt 5 Edge Selection Field bit 11
EXICON.EXI5ES_10 10 External Interrupt 5 Edge Selection Field bit 10
EXICON.EXI4ES_9 9 External Interrupt 4 Edge Selection Field bit 9
EXICON.EXI4ES_8 8 External Interrupt 4 Edge Selection Field bit 8
EXICON.EXI3ES_7 7 External Interrupt 3 Edge Selection Field bit 7
EXICON.EXI3ES_6 6 External Interrupt 3 Edge Selection Field bit 6
EXICON.EXI2ES_5 5 External Interrupt 2 Edge Selection Field bit 5
EXICON.EXI2ES_4 4 External Interrupt 2 Edge Selection Field bit 4
EXICON.EXI1ES_3 3 External Interrupt 1 Edge Selection Field bit 3
EXICON.EXI1ES_2 2 External Interrupt 1 Edge Selection Field bit 2
EXICON.EXI0ES_1 1 External Interrupt 0 Edge Selection Field bit 1
EXICON.EXI0ES_0 0 External Interrupt 0 Edge Selection Field bit 0
ODP2 0xF1C2 Port2 Open Drain Control Register
ODP2.ODP2_15 15 Port2 Open Drain control register bit 15
ODP2.ODP2_14 14 Port2 Open Drain control register bit 14
ODP2.ODP2_13 13 Port2 Open Drain control register bit 13
ODP2.ODP2_12 12 Port2 Open Drain control register bit 12
ODP2.ODP2_11 11 Port2 Open Drain control register bit 11
ODP2.ODP2_10 10 Port2 Open Drain control register bit 10
ODP2.ODP2_9 9 Port2 Open Drain control register bit 9
ODP2.ODP2_8 8 Port2 Open Drain control register bit 8
ODP2.ODP2_7 7 Port2 Open Drain control register bit 7
ODP2.ODP2_6 6 Port2 Open Drain control register bit 6
ODP2.ODP2_5 5 Port2 Open Drain control register bit 5
ODP2.ODP2_4 4 Port2 Open Drain control register bit 4
ODP2.ODP2_3 3 Port2 Open Drain control register bit 3
ODP2.ODP2_2 2 Port2 Open Drain control register bit 2
ODP2.ODP2_1 1 Port2 Open Drain control register bit 1
ODP2.ODP2_0 0 Port2 Open Drain control register bit 0
PICON 0xF1C4 Port Input Threshold Control Register
PICON.P8LIN 7 Port 8 Low Byte Input Level Selection
PICON.P7LIN 6 Port 7 Low Byte Input Level Selection
PICON.P4LIN 4 Port 4 Low Byte Input Level Selection
PICON.P3HIN 3 Port 3 High Byte Input Level Selection
PICON.P3LIN 2 Port 3 Low Byte Input Level Selection
PICON.P2HIN 1 Port 2 High Byte Input Level Selection
PICON.P2LIN 0 Port 2 Low Byte Input Level Selection
ODP3 0xF1C6 Port3 Open Drain Control Register
ODP3.ODP3_13 13 Port3 Open Drain control register bit 13
ODP3.ODP3_11 11 Port3 Open Drain control register bit 11
ODP3.ODP3_10 10 Port3 Open Drain control register bit 10
ODP3.ODP3_9 9 Port3 Open Drain control register bit 9
ODP3.ODP3_8 8 Port3 Open Drain control register bit 8
ODP3.ODP3_7 7 Port3 Open Drain control register bit 7
ODP3.ODP3_6 6 Port3 Open Drain control register bit 6
ODP3.ODP3_5 5 Port3 Open Drain control register bit 5
ODP3.ODP3_4 4 Port3 Open Drain control register bit 4
ODP3.ODP3_3 3 Port3 Open Drain control register bit 3
ODP3.ODP3_2 2 Port3 Open Drain control register bit 2
ODP3.ODP3_1 1 Port3 Open Drain control register bit 1
ODP3.ODP3_0 0 Port3 Open Drain control register bit 0
ODP4 0xF1CA Port4 Open Drain Control Register
ODP4.ODP4_7 7 Port 4 Open drain control register bit 7
ODP4.ODP4_6 6 Port 4 Open drain control register bit 6
ODP6 0xF1CE Port6 Open Drain Control Register
ODP6.ODP6_7 7 Port6 Open-Drain control register bit 7
ODP6.ODP6_6 6 Port6 Open-Drain control register bit 6
ODP6.ODP6_5 5 Port6 Open-Drain control register bit 5
ODP6.ODP6_4 4 Port6 Open-Drain control register bit 4
ODP6.ODP6_3 3 Port6 Open-Drain control register bit 3
ODP6.ODP6_2 2 Port6 Open-Drain control register bit 2
ODP6.ODP6_1 1 Port6 Open-Drain control register bit 1
ODP6.ODP6_0 0 Port6 Open-Drain control register bit 0
ODP7 0xF1D2 Port7 Open Drain Control Register
ODP7.ODP7_7 7 Port7 Open-Drain control register bit 7
ODP7.ODP7_6 6 Port7 Open-Drain control register bit 6
ODP7.ODP7_5 5 Port7 Open-Drain control register bit 5
ODP7.ODP7_4 4 Port7 Open-Drain control register bit 4
ODP7.ODP7_3 3 Port7 Open-Drain control register bit 3
ODP7.ODP7_2 2 Port7 Open-Drain control register bit 2
ODP7.ODP7_1 1 Port7 Open-Drain control register bit 1
ODP7.ODP7_0 0 Port7 Open-Drain control register bit 0
ODP8 0xF1D6 Port8 Open Drain Control Register
ODP8.ODP8_7 7 Port8 Open-Drain control register bit 7
ODP8.ODP8_6 6 Port8 Open-Drain control register bit 6
ODP8.ODP8_5 5 Port8 Open-Drain control register bit 5
ODP8.ODP8_4 4 Port8 Open-Drain control register bit 4
ODP8.ODP8_3 3 Port8 Open-Drain control register bit 3
ODP8.ODP8_2 2 Port8 Open-Drain control register bit 2
ODP8.ODP8_1 1 Port8 Open-Drain control register bit 1
ODP8.ODP8_0 0 Port8 Open-Drain control register bit 0
EXISEL 0xF1DA External Interrupt Source Selection Register
EXISEL.EXI7SS_15 15 External Interrupt 7 Source Selection bit 15
EXISEL.EXI7SS_14 14 External Interrupt 7 Source Selection bit 14
EXISEL.EXI6SS_13 13 External Interrupt 6 Source Selection bit 13
EXISEL.EXI6SS_12 12 External Interrupt 6 Source Selection bit 12
EXISEL.EXI5SS_11 11 External Interrupt 5 Source Selection bit 11
EXISEL.EXI5SS_10 10 External Interrupt 5 Source Selection bit 10
EXISEL.EXI4SS_9 9 External Interrupt 4 Source Selection bit 9
EXISEL.EXI4SS_8 8 External Interrupt 4 Source Selection bit 8
EXISEL.EXI3SS_7 7 External Interrupt 3 Source Selection bit 7
EXISEL.EXI3SS_6 6 External Interrupt 3 Source Selection bit 6
EXISEL.EXI2SS_5 5 External Interrupt 2 Source Selection bit 5
EXISEL.EXI2SS_4 4 External Interrupt 2 Source Selection bit 4
EXISEL.EXI1SS_3 3 External Interrupt 1 Source Selection bit 3
EXISEL.EXI1SS_2 2 External Interrupt 1 Source Selection bit 2
EXISEL.EXI0SS_1 1 External Interrupt 0 Source Selection bit 1
EXISEL.EXI0SS_0 0 External Interrupt 0 Source Selection bit 0
; Special Function Registers
DPP0 0xFE00 CPU Data Page Pointer 0 Register
DPP0.DPP0PN9 9 Data Page Number of DPP0
DPP0.DPP0PN8 8 Data Page Number of DPP0
DPP0.DPP0PN7 7 Data Page Number of DPP0
DPP0.DPP0PN6 6 Data Page Number of DPP0
DPP0.DPP0PN5 5 Data Page Number of DPP0
DPP0.DPP0PN4 4 Data Page Number of DPP0
DPP0.DPP0PN3 3 Data Page Number of DPP0
DPP0.DPP0PN2 2 Data Page Number of DPP0
DPP0.DPP0PN1 1 Data Page Number of DPP0
DPP0.DPP0PN0 0 Data Page Number of DPP0
DPP1 0xFE02 CPU Data Page Pointer 1 Register
DPP1.DPP1PN9 9 Data Page Number of DPP1
DPP1.DPP1PN8 8 Data Page Number of DPP1
DPP1.DPP1PN7 7 Data Page Number of DPP1
DPP1.DPP1PN6 6 Data Page Number of DPP1
DPP1.DPP1PN5 5 Data Page Number of DPP1
DPP1.DPP1PN4 4 Data Page Number of DPP1
DPP1.DPP1PN3 3 Data Page Number of DPP1
DPP1.DPP1PN2 2 Data Page Number of DPP1
DPP1.DPP1PN1 1 Data Page Number of DPP1
DPP1.DPP1PN0 0 Data Page Number of DPP1
DPP2 0xFE04 CPU Data Page Pointer 2 Register
DPP2.DPP2PN9 9 Data Page Number of DPP2
DPP2.DPP2PN8 8 Data Page Number of DPP2
DPP2.DPP2PN7 7 Data Page Number of DPP2
DPP2.DPP2PN6 6 Data Page Number of DPP2
DPP2.DPP2PN5 5 Data Page Number of DPP2
DPP2.DPP2PN4 4 Data Page Number of DPP2
DPP2.DPP2PN3 3 Data Page Number of DPP2
DPP2.DPP2PN2 2 Data Page Number of DPP2
DPP2.DPP2PN1 1 Data Page Number of DPP2
DPP2.DPP2PN0 0 Data Page Number of DPP2
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10-bit)
DPP3.DPP3PN9 9 Data Page Number of DPP3
DPP3.DPP3PN8 8 Data Page Number of DPP3
DPP3.DPP3PN7 7 Data Page Number of DPP3
DPP3.DPP3PN6 6 Data Page Number of DPP3
DPP3.DPP3PN5 5 Data Page Number of DPP3
DPP3.DPP3PN4 4 Data Page Number of DPP3
DPP3.DPP3PN3 3 Data Page Number of DPP3
DPP3.DPP3PN2 2 Data Page Number of DPP3
DPP3.DPP3PN1 1 Data Page Number of DPP3
DPP3.DPP3PN0 0 Data Page Number of DPP3
CSP 0xFE08 CPU Code Segment Pointer Register (read only)
CSP.SEGNR7 7 Segment Number bit 7
CSP.SEGNR6 6 Segment Number bit 6
CSP.SEGNR5 5 Segment Number bit 5
CSP.SEGNR4 4 Segment Number bit 4
CSP.SEGNR3 3 Segment Number bit 3
CSP.SEGNR2 2 Segment Number bit 2
CSP.SEGNR1 1 Segment Number bit 1
CSP.SEGNR0 0 Segment Number bit 0
MDH 0xFE0C CPU Multiply Divide Register - High word
MDH.MDH_15 15
MDH.MDH_14 14
MDH.MDH_13 13
MDH.MDH_12 12
MDH.MDH_11 11
MDH.MDH_10 10
MDH.MDH_9 9
MDH.MDH_8 8
MDH.MDH_7 7
MDH.MDH_6 6
MDH.MDH_5 5
MDH.MDH_4 4
MDH.MDH_3 3
MDH.MDH_2 2
MDH.MDH_1 1
MDH.MDH_0 0
MDL 0xFE0E CPU Multiply Divide Register - Low word
MDL.MDL_15 15
MDL.MDL_14 14
MDL.MDL_13 13
MDL.MDL_12 12
MDL.MDL_11 11
MDL.MDL_10 10
MDL.MDL_9 9
MDL.MDL_8 8
MDL.MDL_7 7
MDL.MDL_6 6
MDL.MDL_5 5
MDL.MDL_4 4
MDL.MDL_3 3
MDL.MDL_2 2
MDL.MDL_1 1
MDL.MDL_0 0
CP 0xFE10 CPU Context Pointer Register
CP.CP11 11 Modifiable portion of register CP bit 11
CP.CP10 10 Modifiable portion of register CP bit 10
CP.CP9 9 Modifiable portion of register CP bit 9
CP.CP8 8 Modifiable portion of register CP bit 8
CP.CP7 7 Modifiable portion of register CP bit 7
CP.CP6 6 Modifiable portion of register CP bit 6
CP.CP5 5 Modifiable portion of register CP bit 5
CP.CP4 4 Modifiable portion of register CP bit 4
CP.CP3 3 Modifiable portion of register CP bit 3
CP.CP2 2 Modifiable portion of register CP bit 2
CP.CP1 1 Modifiable portion of register CP bit 1
SP 0xFE12 SPU System Stack Pointer Register
SP.SP11 11 Modifiable portion of register SP bit 11
SP.SP10 10 Modifiable portion of register SP bit 10
SP.SP9 9 Modifiable portion of register SP bit 9
SP.SP8 8 Modifiable portion of register SP bit 8
SP.SP7 7 Modifiable portion of register SP bit 7
SP.SP6 6 Modifiable portion of register SP bit 6
SP.SP5 5 Modifiable portion of register SP bit 5
SP.SP4 4 Modifiable portion of register SP bit 4
SP.SP3 3 Modifiable portion of register SP bit 3
SP.SP2 2 Modifiable portion of register SP bit 2
SP.SP1 1 Modifiable portion of register SP bit 1
STKOV 0xFE14 CPU Stack Overflow Pointer Register
STKOV.STKOV11 11 Modifiable portion of register STKOV bit 11
STKOV.STKOV10 10 Modifiable portion of register STKOV bit 10
STKOV.STKOV9 9 Modifiable portion of register STKOV bit 9
STKOV.STKOV8 8 Modifiable portion of register STKOV bit 8
STKOV.STKOV7 7 Modifiable portion of register STKOV bit 7
STKOV.STKOV6 6 Modifiable portion of register STKOV bit 6
STKOV.STKOV5 5 Modifiable portion of register STKOV bit 5
STKOV.STKOV4 4 Modifiable portion of register STKOV bit 4
STKOV.STKOV3 3 Modifiable portion of register STKOV bit 3
STKOV.STKOV2 2 Modifiable portion of register STKOV bit 2
STKOV.STKOV1 1 Modifiable portion of register STKOV bit 1
STKUN 0xFE16 CPU Stack Underflow Pointer Register
STKUN.STKUN11 11 Modifiable portion of register STKUN bit 11
STKUN.STKUN10 10 Modifiable portion of register STKUN bit 10
STKUN.STKUN9 9 Modifiable portion of register STKUN bit 9
STKUN.STKUN8 8 Modifiable portion of register STKUN bit 8
STKUN.STKUN7 7 Modifiable portion of register STKUN bit 7
STKUN.STKUN6 6 Modifiable portion of register STKUN bit 6
STKUN.STKUN5 5 Modifiable portion of register STKUN bit 5
STKUN.STKUN4 4 Modifiable portion of register STKUN bit 4
STKUN.STKUN3 3 Modifiable portion of register STKUN bit 3
STKUN.STKUN2 2 Modifiable portion of register STKUN bit 2
STKUN.STKUN1 1 Modifiable portion of register STKUN bit 1
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL1.RGSAD_15 15 Range Start Address bit 15
ADDRSEL1.RGSAD_14 14 Range Start Address bit 14
ADDRSEL1.RGSAD_13 13 Range Start Address bit 13
ADDRSEL1.RGSAD_12 12 Range Start Address bit 12
ADDRSEL1.RGSAD_11 11 Range Start Address bit 11
ADDRSEL1.RGSAD_10 10 Range Start Address bit 10
ADDRSEL1.RGSAD_9 9 Range Start Address bit 9
ADDRSEL1.RGSAD_8 8 Range Start Address bit 8
ADDRSEL1.RGSAD_7 7 Range Start Address bit 7
ADDRSEL1.RGSAD_6 6 Range Start Address bit 6
ADDRSEL1.RGSAD_5 5 Range Start Address bit 5
ADDRSEL1.RGSAD_4 4 Range Start Address bit 4
ADDRSEL1.RGSZ_3 3 Range Size Selection bit 3
ADDRSEL1.RGSZ_2 2 Range Size Selection bit 2
ADDRSEL1.RGSZ_1 1 Range Size Selection bit 1
ADDRSEL1.RGSZ_0 0 Range Size Selection bit 0
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL2.RGSAD_15 15 Range Start Address bit 15
ADDRSEL2.RGSAD_14 14 Range Start Address bit 14
ADDRSEL2.RGSAD_13 13 Range Start Address bit 13
ADDRSEL2.RGSAD_12 12 Range Start Address bit 12
ADDRSEL2.RGSAD_11 11 Range Start Address bit 11
ADDRSEL2.RGSAD_10 10 Range Start Address bit 10
ADDRSEL2.RGSAD_9 9 Range Start Address bit 9
ADDRSEL2.RGSAD_8 8 Range Start Address bit 8
ADDRSEL2.RGSAD_7 7 Range Start Address bit 7
ADDRSEL2.RGSAD_6 6 Range Start Address bit 6
ADDRSEL2.RGSAD_5 5 Range Start Address bit 5
ADDRSEL2.RGSAD_4 4 Range Start Address bit 4
ADDRSEL2.RGSZ_3 3 Range Size Selection bit 3
ADDRSEL2.RGSZ_2 2 Range Size Selection bit 2
ADDRSEL2.RGSZ_1 1 Range Size Selection bit 1
ADDRSEL2.RGSZ_0 0 Range Size Selection bit 0
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL3.RGSAD_15 15 Range Start Address bit 15
ADDRSEL3.RGSAD_14 14 Range Start Address bit 14
ADDRSEL3.RGSAD_13 13 Range Start Address bit 13
ADDRSEL3.RGSAD_12 12 Range Start Address bit 12
ADDRSEL3.RGSAD_11 11 Range Start Address bit 11
ADDRSEL3.RGSAD_10 10 Range Start Address bit 10
ADDRSEL3.RGSAD_9 9 Range Start Address bit 9
ADDRSEL3.RGSAD_8 8 Range Start Address bit 8
ADDRSEL3.RGSAD_7 7 Range Start Address bit 7
ADDRSEL3.RGSAD_6 6 Range Start Address bit 6
ADDRSEL3.RGSAD_5 5 Range Start Address bit 5
ADDRSEL3.RGSAD_4 4 Range Start Address bit 4
ADDRSEL3.RGSZ_3 3 Range Size Selection bit 3
ADDRSEL3.RGSZ_2 2 Range Size Selection bit 2
ADDRSEL3.RGSZ_1 1 Range Size Selection bit 1
ADDRSEL3.RGSZ_0 0 Range Size Selection bit 0
ADDRSEL4 0xFE1E Address Select Register 4
ADDRSEL4.RGSAD_15 15 Range Start Address bit 15
ADDRSEL4.RGSAD_14 14 Range Start Address bit 14
ADDRSEL4.RGSAD_13 13 Range Start Address bit 13
ADDRSEL4.RGSAD_12 12 Range Start Address bit 12
ADDRSEL4.RGSAD_11 11 Range Start Address bit 11
ADDRSEL4.RGSAD_10 10 Range Start Address bit 10
ADDRSEL4.RGSAD_9 9 Range Start Address bit 9
ADDRSEL4.RGSAD_8 8 Range Start Address bit 8
ADDRSEL4.RGSAD_7 7 Range Start Address bit 7
ADDRSEL4.RGSAD_6 6 Range Start Address bit 6
ADDRSEL4.RGSAD_5 5 Range Start Address bit 5
ADDRSEL4.RGSAD_4 4 Range Start Address bit 4
ADDRSEL4.RGSZ_3 3 Range Size Selection bit 3
ADDRSEL4.RGSZ_2 2 Range Size Selection bit 2
ADDRSEL4.RGSZ_1 1 Range Size Selection bit 1
ADDRSEL4.RGSZ_0 0 Range Size Selection bit 0
PW0 0xFE30 PWM Module Pulse Width Register 0
PW1 0xFE32 PWM Module Pulse Width Register 1
PW2 0xFE34 PWM Module Pulse Width Register 2
PW3 0xFE36 PWM Module Pulse Width Register 3
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture/Reload Register
T0 0xFE50 CAPCOM Timer 0 Register
T1 0xFE52 CAPCOM Timer 1 Register
T0REL 0xFE54 CAPCOM Timer 0 Reload Register
T1REL 0xFE56 CAPCOM Timer 1 Reload Register
MAL 0xFE5C MAC Unit Accumulator - Low Word
MAL.MAL15 15 MAC Unit Accumulator Low bit 15
MAL.MAL14 14 MAC Unit Accumulator Low bit 14
MAL.MAL13 13 MAC Unit Accumulator Low bit 13
MAL.MAL12 12 MAC Unit Accumulator Low bit 12
MAL.MAL11 11 MAC Unit Accumulator Low bit 11
MAL.MAL10 10 MAC Unit Accumulator Low bit 10
MAL.MAL9 9 MAC Unit Accumulator Low bit 9
MAL.MAL8 8 MAC Unit Accumulator Low bit 8
MAL.MAL7 7 MAC Unit Accumulator Low bit 7
MAL.MAL6 6 MAC Unit Accumulator Low bit 6
MAL.MAL5 5 MAC Unit Accumulator Low bit 5
MAL.MAL4 4 MAC Unit Accumulator Low bit 4
MAL.MAL3 3 MAC Unit Accumulator Low bit 3
MAL.MAL2 2 MAC Unit Accumulator Low bit 2
MAL.MAL1 1 MAC Unit Accumulator Low bit 1
MAL.MAL0 0 MAC Unit Accumulator Low bit 0
MAH 0xFE5E MAC Unit Accumulator - High Word
MAH.MAH31 15 MAC Unit Accumulator High bit 31
MAH.MAH30 14 MAC Unit Accumulator High bit 30
MAH.MAH29 13 MAC Unit Accumulator High bit 29
MAH.MAH28 12 MAC Unit Accumulator High bit 28
MAH.MAH27 11 MAC Unit Accumulator High bit 27
MAH.MAH26 10 MAC Unit Accumulator High bit 26
MAH.MAH25 9 MAC Unit Accumulator High bit 25
MAH.MAH24 8 MAC Unit Accumulator High bit 24
MAH.MAH23 7 MAC Unit Accumulator High bit 23
MAH.MAH22 6 MAC Unit Accumulator High bit 22
MAH.MAH21 5 MAC Unit Accumulator High bit 21
MAH.MAH20 4 MAC Unit Accumulator High bit 20
MAH.MAH19 3 MAC Unit Accumulator High bit 19
MAH.MAH18 2 MAC Unit Accumulator High bit 18
MAH.MAH17 1 MAC Unit Accumulator High bit 17
MAH.MAH16 0 MAC Unit Accumulator High bit 16
CC16 0xFE60 CAPCOM Register 16
CC17 0xFE62 CAPCOM Register 17
CC18 0xFE64 CAPCOM Register 18
CC19 0xFE66 CAPCOM Register 19
CC20 0xFE68 CAPCOM Register 20
CC21 0xFE6A CAPCOM Register 21
CC22 0xFE6C CAPCOM Register 22
CC23 0xFE6E CAPCOM Register 23
CC24 0xFE70 CAPCOM Register 24
CC25 0xFE72 CAPCOM Register 25
CC26 0xFE74 CAPCOM Register 26
CC27 0xFE76 CAPCOM Register 27
CC28 0xFE78 CAPCOM Register 28
CC29 0xFE7A CAPCOM Register 29
CC30 0xFE7C CAPCOM Register 30
CC31 0xFE7E CAPCOM Register 31
CC0 0xFE80 CAPCOM Register 0
CC1 0xFE82 CAPCOM Register 1
CC2 0xFE84 CAPCOM Register 2
CC3 0xFE86 CAPCOM Register 3
CC4 0xFE88 CAPCOM Register 4
CC5 0xFE8A CAPCOM Register 5
CC6 0xFE8C CAPCOM Register 6
CC7 0xFE8E CAPCOM Register 7
CC8 0xFE90 CAPCOM Register 8
CC9 0xFE92 CAPCOM Register 9
CC10 0xFE94 CAPCOM Register 10
CC11 0xFE96 CAPCOM Register 11
CC12 0xFE98 CAPCOM Register 12
CC13 0xFE9A CAPCOM Register 13
CC14 0xFE9C CAPCOM Register 14
CC15 0xFE9E CAPCOM Register 15
ADDAT 0xFEA0 A/D Converter Result Register
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 Transmit Buffer Register(write only)
S0TBUF.S0TBUF12 12
S0TBUF.S0TBUF11 11
S0TBUF.S0TBUF10 10
S0TBUF.S0TBUF9 9
S0TBUF.S0TBUF8 8
S0TBUF.S0TBUF7 7
S0TBUF.S0TBUF6 6
S0TBUF.S0TBUF5 5
S0TBUF.S0TBUF4 4
S0TBUF.S0TBUF3 3
S0TBUF.S0TBUF2 2
S0TBUF.S0TBUF1 1
S0TBUF.S0TBUF0 0
S0RBUF 0xFEB2 Serial Channel 0 Receive Buffer Register (read only)
S0RBUF.S0RBUF12 12
S0RBUF.S0RBUF11 11
S0RBUF.S0RBUF10 10
S0RBUF.S0RBUF9 9
S0RBUF.S0RBUF8 8
S0RBUF.S0RBUF7 7
S0RBUF.S0RBUF6 6
S0RBUF.S0RBUF5 5
S0RBUF.S0RBUF4 4
S0RBUF.S0RBUF3 3
S0RBUF.S0RBUF2 2
S0RBUF.S0RBUF1 1
S0RBUF.S0RBUF0 0
S0BG 0xFEB4 Serial Channel 0 Baud Rate Generator Reload Reg
S0BG.S0BG12 12
S0BG.S0BG11 11
S0BG.S0BG10 10
S0BG.S0BG9 9
S0BG.S0BG8 8
S0BG.S0BG7 7
S0BG.S0BG6 6
S0BG.S0BG5 5
S0BG.S0BG4 4
S0BG.S0BG3 3
S0BG.S0BG2 2
S0BG.S0BG1 1
S0BG.S0BG0 0
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC0.INC_10 10 Increment Control bit 10
PECC0.INC_9 9 Increment Control bit 9
PECC0.BWT 8 Byte / Word Transfer Selection
PECC0.COUNT_7 7 PEC Transfer Count bit 7
PECC0.COUNT_6 6 PEC Transfer Count bit 6
PECC0.COUNT_5 5 PEC Transfer Count bit 5
PECC0.COUNT_4 4 PEC Transfer Count bit 4
PECC0.COUNT_3 3 PEC Transfer Count bit 3
PECC0.COUNT_2 2 PEC Transfer Count bit 2
PECC0.COUNT_1 1 PEC Transfer Count bit 1
PECC0.COUNT_0 0 PEC Transfer Count bit 0
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC1.INC_10 10 Increment Control bit 10
PECC1.INC_9 9 Increment Control bit 9
PECC1.BWT 8 Byte / Word Transfer Selection
PECC1.COUNT_7 7 PEC Transfer Count bit 7
PECC1.COUNT_6 6 PEC Transfer Count bit 6
PECC1.COUNT_5 5 PEC Transfer Count bit 5
PECC1.COUNT_4 4 PEC Transfer Count bit 4
PECC1.COUNT_3 3 PEC Transfer Count bit 3
PECC1.COUNT_2 2 PEC Transfer Count bit 2
PECC1.COUNT_1 1 PEC Transfer Count bit 1
PECC1.COUNT_0 0 PEC Transfer Count bit 0
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC2.INC_10 10 Increment Control bit 10
PECC2.INC_9 9 Increment Control bit 9
PECC2.BWT 8 Byte / Word Transfer Selection
PECC2.COUNT_7 7 PEC Transfer Count bit 7
PECC2.COUNT_6 6 PEC Transfer Count bit 6
PECC2.COUNT_5 5 PEC Transfer Count bit 5
PECC2.COUNT_4 4 PEC Transfer Count bit 4
PECC2.COUNT_3 3 PEC Transfer Count bit 3
PECC2.COUNT_2 2 PEC Transfer Count bit 2
PECC2.COUNT_1 1 PEC Transfer Count bit 1
PECC2.COUNT_0 0 PEC Transfer Count bit 0
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC3.INC_10 10 Increment Control bit 10
PECC3.INC_9 9 Increment Control bit 9
PECC3.BWT 8 Byte / Word Transfer Selection
PECC3.COUNT_7 7 PEC Transfer Count bit 7
PECC3.COUNT_6 6 PEC Transfer Count bit 6
PECC3.COUNT_5 5 PEC Transfer Count bit 5
PECC3.COUNT_4 4 PEC Transfer Count bit 4
PECC3.COUNT_3 3 PEC Transfer Count bit 3
PECC3.COUNT_2 2 PEC Transfer Count bit 2
PECC3.COUNT_1 1 PEC Transfer Count bit 1
PECC3.COUNT_0 0 PEC Transfer Count bit 0
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC4.INC_10 10 Increment Control bit 10
PECC4.INC_9 9 Increment Control bit 9
PECC4.BWT 8 Byte / Word Transfer Selection
PECC4.COUNT_7 7 PEC Transfer Count bit 7
PECC4.COUNT_6 6 PEC Transfer Count bit 6
PECC4.COUNT_5 5 PEC Transfer Count bit 5
PECC4.COUNT_4 4 PEC Transfer Count bit 4
PECC4.COUNT_3 3 PEC Transfer Count bit 3
PECC4.COUNT_2 2 PEC Transfer Count bit 2
PECC4.COUNT_1 1 PEC Transfer Count bit 1
PECC4.COUNT_0 0 PEC Transfer Count bit 0
PECC5 0xFECA PEC Channel 5 Control Register
PECC5.INC_10 10 Increment Control bit 10
PECC5.INC_9 9 Increment Control bit 9
PECC5.BWT 8 Byte / Word Transfer Selection
PECC5.COUNT_7 7 PEC Transfer Count bit 7
PECC5.COUNT_6 6 PEC Transfer Count bit 6
PECC5.COUNT_5 5 PEC Transfer Count bit 5
PECC5.COUNT_4 4 PEC Transfer Count bit 4
PECC5.COUNT_3 3 PEC Transfer Count bit 3
PECC5.COUNT_2 2 PEC Transfer Count bit 2
PECC5.COUNT_1 1 PEC Transfer Count bit 1
PECC5.COUNT_0 0 PEC Transfer Count bit 0
PECC6 0xFECC PEC Channel 6 Control Register
PECC6.INC_10 10 Increment Control bit 10
PECC6.INC_9 9 Increment Control bit 9
PECC6.BWT 8 Byte / Word Transfer Selection
PECC6.COUNT_7 7 PEC Transfer Count bit 7
PECC6.COUNT_6 6 PEC Transfer Count bit 6
PECC6.COUNT_5 5 PEC Transfer Count bit 5
PECC6.COUNT_4 4 PEC Transfer Count bit 4
PECC6.COUNT_3 3 PEC Transfer Count bit 3
PECC6.COUNT_2 2 PEC Transfer Count bit 2
PECC6.COUNT_1 1 PEC Transfer Count bit 1
PECC6.COUNT_0 0 PEC Transfer Count bit 0
PECC7 0xFECE PEC Channel 7 Control Register
PECC7.INC_10 10 Increment Control bit 10
PECC7.INC_9 9 Increment Control bit 9
PECC7.BWT 8 Byte / Word Transfer Selection
PECC7.COUNT_7 7 PEC Transfer Count bit 7
PECC7.COUNT_6 6 PEC Transfer Count bit 6
PECC7.COUNT_5 5 PEC Transfer Count bit 5
PECC7.COUNT_4 4 PEC Transfer Count bit 4
PECC7.COUNT_3 3 PEC Transfer Count bit 3
PECC7.COUNT_2 2 PEC Transfer Count bit 2
PECC7.COUNT_1 1 PEC Transfer Count bit 1
PECC7.COUNT_0 0 PEC Transfer Count bit 0
P0L 0xFF00 Port0 Low Register (Lower half of PORT0)
P0L.P0L7 7 Port data register P0L bit 7
P0L.P0L6 6 Port data register P0L bit 6
P0L.P0L5 5 Port data register P0L bit 5
P0L.P0L4 4 Port data register P0L bit 4
P0L.P0L3 3 Port data register P0L bit 3
P0L.P0L2 2 Port data register P0L bit 2
P0L.P0L1 1 Port data register P0L bit 1
P0L.P0L0 0 Port data register P0L bit 0
P0H 0xFF02 Port0 High Register (Upper half of PORT0)
P0H.P0H7 7 Port data register P0H bit 7
P0H.P0H6 6 Port data register P0H bit 6
P0H.P0H5 5 Port data register P0H bit 5
P0H.P0H4 4 Port data register P0H bit 4
P0H.P0H3 3 Port data register P0H bit 3
P0H.P0H2 2 Port data register P0H bit 2
P0H.P0H1 1 Port data register P0H bit 1
P0H.P0H0 0 Port data register P0H bit 0
P1L 0xFF04 Port1 Low Register (Lower half of PORT1)
P1L.P1L7 7 Port data register P1L bit 7
P1L.P1L6 6 Port data register P1L bit 6
P1L.P1L5 5 Port data register P1L bit 5
P1L.P1L4 4 Port data register P1L bit 4
P1L.P1L3 3 Port data register P1L bit 3
P1L.P1L2 2 Port data register P1L bit 2
P1L.P1L1 1 Port data register P1L bit 1
P1L.P1L0 0 Port data register P1L bit 0
P1H 0xFF06 Port1 High Register (Upper half of PORT1)
P1H.P1H7 7 Port data register P1H bit 7
P1H.P1H6 6 Port data register P1H bit 6
P1H.P1H5 5 Port data register P1H bit 5
P1H.P1H4 4 Port data register P1H bit 4
P1H.P1H3 3 Port data register P1H bit 3
P1H.P1H2 2 Port data register P1H bit 2
P1H.P1H1 1 Port data register P1H bit 1
P1H.P1H0 0 Port data register P1H bit 0
IDX0 0xFF08 MAC Unit Address Pointer 0
IDX0.IDX15 15
IDX0.IDX14 14
IDX0.IDX13 13
IDX0.IDX12 12
IDX0.IDX11 11
IDX0.IDX10 10
IDX0.IDX9 9
IDX0.IDX8 8
IDX0.IDX7 7
IDX0.IDX6 6
IDX0.IDX5 5
IDX0.IDX4 4
IDX0.IDX3 3
IDX0.IDX2 2
IDX0.IDX1 1
IDX0.IDX0 0
IDX1 0xFF0A MAC Unit Address Pointer 1
IDX1.IDX15 15
IDX1.IDX14 14
IDX1.IDX13 13
IDX1.IDX12 12
IDX1.IDX11 11
IDX1.IDX10 10
IDX1.IDX9 9
IDX1.IDX8 8
IDX1.IDX7 7
IDX1.IDX6 6
IDX1.IDX5 5
IDX1.IDX4 4
IDX1.IDX3 3
IDX1.IDX2 2
IDX1.IDX1 1
IDX1.IDX0 0
BUSCON0 0xFF0C Bus Configuration Register 0
BUSCON0.CSWEN0 15 Write Chip Select Enable
BUSCON0.CSREN0 14 Read Chip Select Enable
BUSCON0.RDYPOL0 13 Ready Active Level Control
BUSCON0.RDYEN0 12 READY Input Enable
BUSCON0.BUSACT0 10 Bus Active Control
BUSCON0.ALECTL0 9 ALE Lengthening Control
BUSCON0.BTYP_7 7 External Bus Configuration bit 7
BUSCON0.BTYP_6 6 External Bus Configuration bit 6
BUSCON0.MTTC0 5 Memory Tristate Time Control
BUSCON0.RWDC0 4 Read/Write Delay Control for BUSCON0
BUSCON0.MCTC_3 3 Memory Cycle Time Control bit 3
BUSCON0.MCTC_2 2 Memory Cycle Time Control bit 2
BUSCON0.MCTC_1 1 Memory Cycle Time Control bit 1
BUSCON0.MCTC_0 0 Memory Cycle Time Control bit 0
MDC 0xFF0E CPU Multiply Divide Control Register
MDC.MS_7 7 Internal Machine Status bit 7
MDC.MS_6 6 Internal Machine Status bit 6
MDC.MS_5 5 Internal Machine Status bit 5
MDC.MDRIU 4 Multiply /Divide Register In Use
MDC.MS_3 3 Internal Machine Status bit 3
MDC.MS_2 2 Internal Machine Status bit 2
MDC.MS_1 1 Internal Machine Status bit 1
MDC.MS_0 0 Internal Machine Status bit 0
PSW 0xFF10 CPU Program Status word
PSW.ILVL15 15 CPU Priority Level bit 15
PSW.ILVL14 14 CPU Priority Level bit 14
PSW.ILVL13 13 CPU Priority Level bit 13
PSW.ILVL12 12 CPU Priority Level bit 12
PSW.IEN 11 Interrupt Enable Control bit
PSW.HLDEN 10 HOLD Enable
PSW.USR0 6 CPU status flag USR0
PSW.MULIP 5 CPU status flag MULIP
PSW.E 4 CPU status flag E
PSW.Z 3 CPU status flag Z
PSW.V 2 CPU status flag V
PSW.C 1 CPU status flag C
PSW.N 0 CPU status flag N
SYSCON 0xFF12 CPU System Configuration Register
SYSCON.STKSZ_15 15 System Stack Size bit 15
SYSCON.STKSZ_14 14 System Stack Size bit 14
SYSCON.STKSZ_13 13 System Stack Size bit 13
SYSCON.ROMS1 12 Internal Memory Mapping
SYSCON.SGTDIS 11 Segmentation Disable/Enable Control
SYSCON.ROMEN 10 Internal Memory Enable
SYSCON.BYTDIS 9 Disable/Enable Control for Pin BHE
SYSCON.CLKEN 8 System Clock Output Enable
SYSCON.WRCFG 7 Write Configuration Control
SYSCON.CSCFG 6 Chip Select Configuration Control
SYSCON.PWDCFG 5 Power Down Mode Configuration Control
SYSCON.OWDDIS 4 Oscillator Watchdog Disable Control
SYSCON.BDRSTEN 3 Bidirectional Reset Enable
SYSCON.XPEN 2 XBUS Peripheral Enable bit
SYSCON.VISIBLE 1 Visible Mode Control
SYSCON.XPERSHARE 0 XBUS Peripheral Share Mode Control
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON1.CSWEN1 15 Write Chip Select Enable
BUSCON1.CSREN1 14 Read Chip Select Enable
BUSCON1.RDYPOL1 13 Ready Active Level Control
BUSCON1.RDYEN1 12 READY Input Enable
BUSCON1.BUSACT1 10 Bus Active Control
BUSCON1.ALECTL1 9 ALE Lengthening Control
BUSCON1.BTYP_7 7 External Bus Configuration bit 7
BUSCON1.BTYP_6 6 External Bus Configuration bit 6
BUSCON1.MTTC1 5 Memory Tristate Time Control
BUSCON1.RWDC1 4 Read/Write Delay Control for BUSCON1
BUSCON1.MCTC_3 3 Memory Cycle Time Control bit 3
BUSCON1.MCTC_2 2 Memory Cycle Time Control bit 2
BUSCON1.MCTC_1 1 Memory Cycle Time Control bit 1
BUSCON1.MCTC_0 0 Memory Cycle Time Control bit 0
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON2.CSWEN2 15 Write Chip Select Enable
BUSCON2.CSREN2 14 Read Chip Select Enable
BUSCON2.RDYPOL2 13 Ready Active Level Control
BUSCON2.RDYEN2 12 READY Input Enable
BUSCON2.BUSACT2 10 Bus Active Control
BUSCON2.ALECTL2 9 ALE Lengthening Control
BUSCON2.BTYP_7 7 External Bus Configuration bit 7
BUSCON2.BTYP_6 6 External Bus Configuration bit 6
BUSCON2.MTTC2 5 Memory Tristate Time Control
BUSCON2.RWDC2 4 Read/Write Delay Control for BUSCON2
BUSCON2.MCTC_3 3 Memory Cycle Time Control bit 3
BUSCON2.MCTC_2 2 Memory Cycle Time Control bit 2
BUSCON2.MCTC_1 1 Memory Cycle Time Control bit 1
BUSCON2.MCTC_0 0 Memory Cycle Time Control bit 0
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON3.CSWEN3 15 Write Chip Select Enable
BUSCON3.CSREN3 14 Read Chip Select Enable
BUSCON3.RDYPOL3 13 Ready Active Level Control
BUSCON3.RDYEN3 12 READY Input Enable
BUSCON3.BUSACT3 10 Bus Active Control
BUSCON3.ALECTL3 9 ALE Lengthening Control
BUSCON3.BTYP_7 7 External Bus Configuration bit 7
BUSCON3.BTYP_6 6 External Bus Configuration bit 6
BUSCON3.MTTC3 5 Memory Tristate Time Control
BUSCON3.RWDC3 4 Read/Write Delay Control for BUSCON3
BUSCON3.MCTC_3 3 Memory Cycle Time Control bit 3
BUSCON3.MCTC_2 2 Memory Cycle Time Control bit 2
BUSCON3.MCTC_1 1 Memory Cycle Time Control bit 1
BUSCON3.MCTC_0 0 Memory Cycle Time Control bit 0
BUSCON4 0xFF1A Bus Configuration Register 4
BUSCON4.CSWEN4 15 Write Chip Select Enable
BUSCON4.CSREN4 14 Read Chip Select Enable
BUSCON4.RDYPOL4 13 Ready Active Level Control
BUSCON4.RDYEN4 12 READY Input Enable
BUSCON4.BUSACT4 10 Bus Active Control
BUSCON4.ALECTL4 9 ALE Lengthening Control
BUSCON4.BTYP_7 7 External Bus Configuration bit 7
BUSCON4.BTYP_6 6 External Bus Configuration bit 6
BUSCON4.MTTC4 5 Memory Tristate Time Control
BUSCON4.RWDC4 4 Read/Write Delay Control for BUSCON4
BUSCON4.MCTC_3 3 Memory Cycle Time Control bit 3
BUSCON4.MCTC_2 2 Memory Cycle Time Control bit 2
BUSCON4.MCTC_1 1 Memory Cycle Time Control bit 1
BUSCON4.MCTC_0 0 Memory Cycle Time Control bit 0
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
T78CON 0xFF20 CAPCOM Timer 7 and 8 Control Register
T78CON.T8R 14 Timer/Counter 8 Run Control
T78CON.T8M 11 Timer/Counter 8 Mode Selection
T78CON.T8I_10 10 Timer/Counter 8 Input Selection bit 10
T78CON.T8I_9 9 Timer/Counter 8 Input Selection bit 9
T78CON.T8I_8 8 Timer/Counter 8 Input Selection bit 8
T78CON.T7R 6 Timer/Counter 7 Run Control
T78CON.T7M 3 Timer/Counter 7 Mode Selection
T78CON.T7I_2 2 Timer/Counter 7 Input Selection bit 2
T78CON.T7I_1 1 Timer/Counter 7 Input Selection bit 1
T78CON.T7I_0 0 Timer/Counter 7 Input Selection bit 0
CCM4 0xFF22 CAPCOM Mode Control Register 4
CCM4.ACC19 15 Allocation bit for Capture/Compare Register CC19
CCM4.CCMOD19_14 14 Mode Selection for Capture/Compare Register CC19 bit 14
CCM4.CCMOD19_13 13 Mode Selection for Capture/Compare Register CC19 bit 13
CCM4.CCMOD19_12 12 Mode Selection for Capture/Compare Register CC19 bit 12
CCM4.ACC18 11 Allocation bit for Capture/Compare Register CC18
CCM4.CCMOD18_10 10 Mode Selection for Capture/Compare Register CC18 bit 10
CCM4.CCMOD18_9 9 Mode Selection for Capture/Compare Register CC18 bit 9
CCM4.CCMOD18_8 8 Mode Selection for Capture/Compare Register CC18 bit 8
CCM4.ACC17 7 Allocation bit for Capture/Compare Register CC17
CCM4.CCMOD17_6 6 Mode Selection for Capture/Compare Register CC17 bit 6
CCM4.CCMOD17_5 5 Mode Selection for Capture/Compare Register CC17 bit 5
CCM4.CCMOD17_4 4 Mode Selection for Capture/Compare Register CC17 bit 4
CCM4.ACC16 3 Allocation bit for Capture/Compare Register CC16
CCM4.CCMOD16_2 2 Mode Selection for Capture/Compare Register CC16 bit 2
CCM4.CCMOD16_1 1 Mode Selection for Capture/Compare Register CC16 bit 1
CCM4.CCMOD16_0 0 Mode Selection for Capture/Compare Register CC16 bit 0
CCM5 0xFF24 CAPCOM Mode Control Register 5
CCM5.ACC23 15 Allocation bit for Capture/Compare Register CC23
CCM5.CCMOD23_14 14 Mode Selection for Capture/Compare Register CC23 bit 14
CCM5.CCMOD23_13 13 Mode Selection for Capture/Compare Register CC23 bit 13
CCM5.CCMOD23_12 12 Mode Selection for Capture/Compare Register CC23 bit 12
CCM5.ACC22 11 Allocation bit for Capture/Compare Register CC22
CCM5.CCMOD22_10 10 Mode Selection for Capture/Compare Register CC22 bit 10
CCM5.CCMOD22_9 9 Mode Selection for Capture/Compare Register CC22 bit 9
CCM5.CCMOD22_8 8 Mode Selection for Capture/Compare Register CC22 bit 8
CCM5.ACC21 7 Allocation bit for Capture/Compare Register CC21
CCM5.CCMOD21_6 6 Mode Selection for Capture/Compare Register CC21 bit 6
CCM5.CCMOD21_5 5 Mode Selection for Capture/Compare Register CC21 bit 5
CCM5.CCMOD21_4 4 Mode Selection for Capture/Compare Register CC21 bit 4
CCM5.ACC20 3 Allocation bit for Capture/Compare Register CC20
CCM5.CCMOD20_2 2 Mode Selection for Capture/Compare Register CC20 bit 2
CCM5.CCMOD20_1 1 Mode Selection for Capture/Compare Register CC20 bit 1
CCM5.CCMOD20_0 0 Mode Selection for Capture/Compare Register CC20 bit 0
CCM6 0xFF26 CAPCOM Mode Control Register 6
CCM6.ACC27 15 Allocation bit for Capture/Compare Register CC27
CCM6.CCMOD27_14 14 Mode Selection for Capture/Compare Register CC27 bit 14
CCM6.CCMOD27_13 13 Mode Selection for Capture/Compare Register CC27 bit 13
CCM6.CCMOD27_12 12 Mode Selection for Capture/Compare Register CC27 bit 12
CCM6.ACC26 11 Allocation bit for Capture/Compare Register CC26
CCM6.CCMOD26_10 10 Mode Selection for Capture/Compare Register CC26 bit 10
CCM6.CCMOD26_9 9 Mode Selection for Capture/Compare Register CC26 bit 9
CCM6.CCMOD26_8 8 Mode Selection for Capture/Compare Register CC26 bit 8
CCM6.ACC25 7 Allocation bit for Capture/Compare Register CC25
CCM6.CCMOD25_6 6 Mode Selection for Capture/Compare Register CC25 bit 6
CCM6.CCMOD25_5 5 Mode Selection for Capture/Compare Register CC25 bit 5
CCM6.CCMOD25_4 4 Mode Selection for Capture/Compare Register CC25 bit 4
CCM6.ACC24 3 Allocation bit for Capture/Compare Register CC24
CCM6.CCMOD24_2 2 Mode Selection for Capture/Compare Register CC24 bit 2
CCM6.CCMOD24_1 1 Mode Selection for Capture/Compare Register CC24 bit 1
CCM6.CCMOD24_0 0 Mode Selection for Capture/Compare Register CC24 bit 0
CCM7 0xFF28 CAPCOM Mode Control Register 7
CCM7.ACC31 15 Allocation bit for Capture/Compare Register CC27
CCM7.CCMOD31_14 14 Mode Selection for Capture/Compare Register CC27 bit 14
CCM7.CCMOD31_13 13 Mode Selection for Capture/Compare Register CC27 bit 13
CCM7.CCMOD31_12 12 Mode Selection for Capture/Compare Register CC27 bit 12
CCM7.ACC30 11 Allocation bit for Capture/Compare Register CC26
CCM7.CCMOD30_10 10 Mode Selection for Capture/Compare Register CC26 bit 10
CCM7.CCMOD30_9 9 Mode Selection for Capture/Compare Register CC26 bit 9
CCM7.CCMOD30_8 8 Mode Selection for Capture/Compare Register CC26 bit 8
CCM7.ACC29 7 Allocation bit for Capture/Compare Register CC25
CCM7.CCMOD29_6 6 Mode Selection for Capture/Compare Register CC25 bit 6
CCM7.CCMOD29_5 5 Mode Selection for Capture/Compare Register CC25 bit 5
CCM7.CCMOD29_4 4 Mode Selection for Capture/Compare Register CC25 bit 4
CCM7.ACC28 3 Allocation bit for Capture/Compare Register CC24
CCM7.CCMOD28_2 2 Mode Selection for Capture/Compare Register CC24 bit 2
CCM7.CCMOD28_1 1 Mode Selection for Capture/Compare Register CC24 bit 1
CCM7.CCMOD28_0 0 Mode Selection for Capture/Compare Register CC24 bit 0
PWMCON0 0xFF30 PWM Module Control Register 0
PWMCON0.PIR3 15 PWM Channel 3 Interrupt Request Flag
PWMCON0.PIR2 14 PWM Channel 2 Interrupt Request Flag
PWMCON0.PIR1 13 PWM Channel 1 Interrupt Request Flag
PWMCON0.PIR0 12 PWM Channel 0 Interrupt Request Flag
PWMCON0.PIE3 11 PWM Channel 3 Interrupt Enable Flag
PWMCON0.PIE2 10 PWM Channel 2 Interrupt Enable Flag
PWMCON0.PIE1 9 PWM Channel 1 Interrupt Enable Flag
PWMCON0.PIE0 8 PWM Channel 0 Interrupt Enable Flag
PWMCON0.PTI3 7 PWM Timer 3 Input Clock Selection
PWMCON0.PTI2 6 PWM Timer 2 Input Clock Selection
PWMCON0.PTI1 5 PWM Timer 1 Input Clock Selection
PWMCON0.PTI0 4 PWM Timer 0 Input Clock Selection
PWMCON0.PTR3 3 PWM Timer 3 Run Control bit
PWMCON0.PTR2 2 PWM Timer 2 Run Control bit
PWMCON0.PTR1 1 PWM Timer 1 Run Control bit
PWMCON0.PTR0 0 PWM Timer 0 Run Control bit
PWMCON1 0xFF32 PWM Module Control Register 1
PWMCON1.PS3 15 PWM Channel 3 Single Shot Mode Control bit
PWMCON1.PS2 14 PWM Channel 2 Single Shot Mode Control bit
PWMCON1.PB01 12 PWM Channel 0/1 Burst Mode Control bit
PWMCON1.PM3 7 PWM Channel 3 Mode Control bit
PWMCON1.PM2 6 PWM Channel 2 Mode Control bit
PWMCON1.PM1 5 PWM Channel 1 Mode Control bit
PWMCON1.PM0 4 PWM Channel 0 Mode Control bit
PWMCON1.PEN3 3 PWM Channel 3 Output Enable bit
PWMCON1.PEN2 2 PWM Channel 2 Output Enable bit
PWMCON1.PEN1 1 PWM Channel 1 Output Enable bit
PWMCON1.PEN0 0 PWM Channel 0 Output Enable bit
T2CON 0xFF40 GPT1 Timer 2 Control Register
T2CON.T2UDE 8 Timer 2 External Up/Down Enable
T2CON.T2UD 7 Timer 2 Up / Down Control
T2CON.T2R 6 Timer 2 Run bit
T2CON.T2M_5 5 Timer 2 Mode Control bit 5
T2CON.T2M_4 4 Timer 2 Mode Control bit 4
T2CON.T2M_3 3 Timer 2 Mode Control bit 3
T2CON.T2I_2 2 Timer 2 Input Selection bit 2
T2CON.T2I_1 1 Timer 2 Input Selection bit 1
T2CON.T2I_0 0 Timer 2 Input Selection bit 0
T3CON 0xFF42 GPT1 Timer 3 Control Register
T3CON.T3OTL 10 Timer 3 Output Toggle Latch
T3CON.T3OE 9 Alternate Output Function Enable
T3CON.T3UDE 8 Timer 3 External Up/Down Enable
T3CON.T3UD 7 Timer 3 Up / Down Control
T3CON.T3R 6 Timer 3 Run bit
T3CON.T3M_5 5 Timer 3 Mode Control bit 5
T3CON.T3M_4 4 Timer 3 Mode Control bit 4
T3CON.T3M_3 3 Timer 3 Mode Control bit 3
T3CON.T3I_2 2 Timer 3 Input Selection bit 2
T3CON.T3I_1 1 Timer 3 Input Selection bit 1
T3CON.T3I_0 0 Timer 3 Input Selection bit 0
T4CON 0xFF44 GPT1 Timer 4 Control Register
T4CON.T4UDE 8 Timer 4 External Up/Down Enable
T4CON.T4UD 7 Timer 4 Up / Down Control
T4CON.T4R 6 Timer 4 Run bit
T4CON.T4M_5 5 Timer 4 Mode Control bit 5
T4CON.T4M_4 4 Timer 4 Mode Control bit 4
T4CON.T4M_3 3 Timer 4 Mode Control bit 3
T4CON.T4I_2 2 Timer 4 Input Selection bit 2
T4CON.T4I_1 1 Timer 4 Input Selection bit 1
T4CON.T4I_0 0 Timer 4 Input Selection bit 0
T5CON 0xFF46 GPT2 Timer 5 Control Register
T5CON.T5SC 15 Timer 5 Capture Mode Enable
T5CON.T5CLR 14 Timer 5 Clear bit
T5CON.CI_13 13 Register CAPREL Input Selection bit 13
T5CON.CI_12 12 Register CAPREL Input Selection bit 12
T5CON.CT3 9 Capture Trigger 3
T5CON.T5UDE 8 Timer 5 External Up/Down Enable
T5CON.T5UD 7 Timer 5 Up / Down Control
T5CON.T5R 6 Timer 5 Run bit
T5CON.T5M_4 4 Timer 5 Mode Control bit 4
T5CON.T5M_3 3 Timer 5 Mode Control bit 3
T5CON.T5I_2 2 Timer 5 Input Selection bit 2
T5CON.T5I_1 1 Timer 5 Input Selection bit 1
T5CON.T5I_0 0 Timer 5 Input Selection bit 0
T6CON 0xFF48 GPT2 Timer 6 Control Register
T6CON.T6SR 15 Timer 6 Reload Mode Enable
T6CON.T6OTL 10 Timer 6 Output Toggle Latch
T6CON.T6OE 9 Alternate Output Function Enable
T6CON.T6UDE 8 Timer 6 External Up/Down Enable
T6CON.T6UD 7 Timer 6 Up / Down Control
T6CON.T6R 6 Timer 6 Run bit
T6CON.T6M_5 5 Timer 6 Mode Control bit 5
T6CON.T6M_4 4 Timer 6 Mode Control bit 4
T6CON.T6M_3 3 Timer 6 Mode Control bit 3
T6CON.T6I_2 2 Timer 6 Input Selection bit 2
T6CON.T6I_1 1 Timer 6 Input Selection bit 1
T6CON.T6I_0 0 Timer 6 Input Selection bit 0
T01CON 0xFF50 CAPCOM Timer 0 and Timer 1 Control Register
T01CON.T1R 14 Timer/Counter 1 Run Control
T01CON.T1M 11 Timer/Counter 1 Mode Selection
T01CON.T1I_10 10 Timer/Counter 1 Input Selection bit 10
T01CON.T1I_9 9 Timer/Counter 1 Input Selection bit 9
T01CON.T1I_8 8 Timer/Counter 1 Input Selection bit 8
T01CON.T0R 6 Timer/Counter 0 Run Control
T01CON.T0M 3 Timer/Counter 0 Mode Selection
T01CON.T0I_2 2 Timer/Counter 0 Input Selection bit 2
T01CON.T0I_1 1 Timer/Counter 0 Input Selection bit 1
T01CON.T0I_0 0 Timer/Counter 0 Input Selection bit 0
CCM0 0xFF52 CAPCOM Mode Control Register 0
CCM0.ACC3 15 Allocation bit for Capture / Compare Register CC3
CCM0.CCMOD3_14 14 Mode Selection for Capture / Compare Register CC3 bit 14
CCM0.CCMOD3_13 13 Mode Selection for Capture / Compare Register CC3 bit 13
CCM0.CCMOD3_12 12 Mode Selection for Capture / Compare Register CC3 bit 12
CCM0.ACC2 11 Allocation bit for Capture / Compare Register CC2
CCM0.CCMOD2_10 10 Mode Selection for Capture / Compare Register CC2 bit 10
CCM0.CCMOD2_9 9 Mode Selection for Capture / Compare Register CC2 bit 9
CCM0.CCMOD2_8 8 Mode Selection for Capture / Compare Register CC2 bit 8
CCM0.ACC1 7 Allocation bit for Capture / Compare Register CC1
CCM0.CCMOD1_6 6 Mode Selection for Capture / Compare Register CC1 bit 6
CCM0.CCMOD1_5 5 Mode Selection for Capture / Compare Register CC1 bit 5
CCM0.CCMOD1_4 4 Mode Selection for Capture / Compare Register CC1 bit 4
CCM0.ACC0 3 Allocation bit for Capture / Compare Register CC0
CCM0.CCMOD0_2 2 Mode Selection for Capture / Compare Register CC0 bit 2
CCM0.CCMOD0_1 1 Mode Selection for Capture / Compare Register CC0 bit 1
CCM0.CCMOD0_0 0 Mode Selection for Capture / Compare Register CC0 bit 0
CCM1 0xFF54 CAPCOM Mode Control Register 1
CCM1.ACC7 15 Allocation bit for Capture / Compare Register CC7
CCM1.CCMOD7_14 14 Mode Selection for Capture / Compare Register CC7 bit 14
CCM1.CCMOD7_13 13 Mode Selection for Capture / Compare Register CC7 bit 13
CCM1.CCMOD7_12 12 Mode Selection for Capture / Compare Register CC7 bit 12
CCM1.ACC6 11 Allocation bit for Capture / Compare Register CC6
CCM1.CCMOD6_10 10 Mode Selection for Capture / Compare Register CC6 bit 10
CCM1.CCMOD6_9 9 Mode Selection for Capture / Compare Register CC6 bit 9
CCM1.CCMOD6_8 8 Mode Selection for Capture / Compare Register CC6 bit 8
CCM1.ACC5 7 Allocation bit for Capture / Compare Register CC5
CCM1.CCMOD5_6 6 Mode Selection for Capture / Compare Register CC5 bit 6
CCM1.CCMOD5_5 5 Mode Selection for Capture / Compare Register CC5 bit 5
CCM1.CCMOD5_4 4 Mode Selection for Capture / Compare Register CC5 bit 4
CCM1.ACC4 3 Allocation bit for Capture / Compare Register CC4
CCM1.CCMOD4_2 2 Mode Selection for Capture / Compare Register CC4 bit 2
CCM1.CCMOD4_1 1 Mode Selection for Capture / Compare Register CC4 bit 1
CCM1.CCMOD4_0 0 Mode Selection for Capture / Compare Register CC4 bit 0
CCM2 0xFF56 CAPCOM Mode Control Register 2
CCM2.ACC11 15 Allocation bit for Capture / Compare Register CC11
CCM2.CCMOD11_14 14 Mode Selection for Capture / Compare Register CC11 bit 14
CCM2.CCMOD11_13 13 Mode Selection for Capture / Compare Register CC11 bit 13
CCM2.CCMOD11_12 12 Mode Selection for Capture / Compare Register CC11 bit 12
CCM2.ACC10 11 Allocation bit for Capture / Compare Register CC10
CCM2.CCMOD10_10 10 Mode Selection for Capture / Compare Register CC10 bit 10
CCM2.CCMOD10_9 9 Mode Selection for Capture / Compare Register CC10 bit 9
CCM2.CCMOD10_8 8 Mode Selection for Capture / Compare Register CC10 bit 8
CCM2.ACC9 7 Allocation bit for Capture / Compare Register CC9
CCM2.CCMOD9_6 6 Mode Selection for Capture / Compare Register CC9 bit 6
CCM2.CCMOD9_5 5 Mode Selection for Capture / Compare Register CC9 bit 5
CCM2.CCMOD9_4 4 Mode Selection for Capture / Compare Register CC9 bit 4
CCM2.ACC8 3 Allocation bit for Capture / Compare Register CC8
CCM2.CCMOD8_2 2 Mode Selection for Capture / Compare Register CC8 bit 2
CCM2.CCMOD8_1 1 Mode Selection for Capture / Compare Register CC8 bit 1
CCM2.CCMOD8_0 0 Mode Selection for Capture / Compare Register CC8 bit 0
CCM3 0xFF58 CAPCOM Mode Control Register 3
CCM3.ACC15 15 Allocation bit for Capture / Compare Register CC15
CCM3.CCMOD15_14 14 Mode Selection for Capture / Compare Register CC15 bit 14
CCM3.CCMOD15_13 13 Mode Selection for Capture / Compare Register CC15 bit 13
CCM3.CCMOD15_12 12 Mode Selection for Capture / Compare Register CC15 bit 12
CCM3.ACC14 11 Allocation bit for Capture / Compare Register CC14
CCM3.CCMOD14_10 10 Mode Selection for Capture / Compare Register CC14 bit 10
CCM3.CCMOD14_9 9 Mode Selection for Capture / Compare Register CC14 bit 9
CCM3.CCMOD14_8 8 Mode Selection for Capture / Compare Register CC14 bit 8
CCM3.ACC13 7 Allocation bit for Capture / Compare Register CC13
CCM3.CCMOD13_6 6 Mode Selection for Capture / Compare Register CC13 bit 6
CCM3.CCMOD13_5 5 Mode Selection for Capture / Compare Register CC13 bit 5
CCM3.CCMOD13_4 4 Mode Selection for Capture / Compare Register CC13 bit 4
CCM3.ACC12 3 Allocation bit for Capture / Compare Register CC12
CCM3.CCMOD12_2 2 Mode Selection for Capture / Compare Register CC12 bit 2
CCM3.CCMOD12_1 1 Mode Selection for Capture / Compare Register CC12 bit 1
CCM3.CCMOD12_0 0 Mode Selection for Capture / Compare Register CC12 bit 0
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T2IC.T2IR 7 Interrupt Request Flag
T2IC.T2IE 6 Interrupt Enable Control bit
T2IC.ILVL_5 5 Interrupt Priority Level bit 5
T2IC.ILVL_4 4 Interrupt Priority Level bit 4
T2IC.ILVL_3 3 Interrupt Priority Level bit 3
T2IC.ILVL_2 2 Interrupt Priority Level bit 2
T2IC.GLVL_1 1 Group Level bit 1
T2IC.GLVL_0 0 Group Level bit 0
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T3IC.T3IR 7 Interrupt Request Flag
T3IC.T3IE 6 Interrupt Enable Control bit
T3IC.ILVL_5 5 Interrupt Priority Level bit 5
T3IC.ILVL_4 4 Interrupt Priority Level bit 4
T3IC.ILVL_3 3 Interrupt Priority Level bit 3
T3IC.ILVL_2 2 Interrupt Priority Level bit 2
T3IC.GLVL_1 1 Group Level bit 1
T3IC.GLVL_0 0 Group Level bit 0
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T4IC.T4IR 7 Interrupt Request Flag
T4IC.T4IE 6 Interrupt Enable Control bit
T4IC.ILVL_5 5 Interrupt Priority Level bit 5
T4IC.ILVL_4 4 Interrupt Priority Level bit 4
T4IC.ILVL_3 3 Interrupt Priority Level bit 3
T4IC.ILVL_2 2 Interrupt Priority Level bit 2
T4IC.GLVL_1 1 Group Level bit 1
T4IC.GLVL_0 0 Group Level bit 0
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T5IC.T5IR 7 Interrupt Request Flag
T5IC.T5IE 6 Interrupt Enable Control bit
T5IC.ILVL_5 5 Interrupt Priority Level bit 5
T5IC.ILVL_4 4 Interrupt Priority Level bit 4
T5IC.ILVL_3 3 Interrupt Priority Level bit 3
T5IC.ILVL_2 2 Interrupt Priority Level bit 2
T5IC.GLVL_1 1 Group Level bit 1
T5IC.GLVL_0 0 Group Level bit 0
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
T6IC.T6IR 7 Interrupt Request Flag
T6IC.T6IE 6 Interrupt Enable Control bit
T6IC.ILVL_5 5 Interrupt Priority Level bit 5
T6IC.ILVL_4 4 Interrupt Priority Level bit 4
T6IC.ILVL_3 3 Interrupt Priority Level bit 3
T6IC.ILVL_2 2 Interrupt Priority Level bit 2
T6IC.GLVL_1 1 Group Level bit 1
T6IC.GLVL_0 0 Group Level bit 0
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
CRIC.CRIR 7 Interrupt Request Flag
CRIC.CRIE 6 Interrupt Enable Control bit
CRIC.ILVL_5 5 Interrupt Priority Level bit 5
CRIC.ILVL_4 4 Interrupt Priority Level bit 4
CRIC.ILVL_3 3 Interrupt Priority Level bit 3
CRIC.ILVL_2 2 Interrupt Priority Level bit 2
CRIC.GLVL_1 1 Group Level bit 1
CRIC.GLVL_0 0 Group Level bit 0
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0TIC.S0TIR 7 Interrupt Request Flag
S0TIC.S0TIE 6 Interrupt Enable Control bit
S0TIC.ILVL_5 5 Interrupt Priority Level bit 5
S0TIC.ILVL_4 4 Interrupt Priority Level bit 4
S0TIC.ILVL_3 3 Interrupt Priority Level bit 3
S0TIC.ILVL_2 2 Interrupt Priority Level bit 2
S0TIC.GLVL_1 1 Group Level bit 1
S0TIC.GLVL_0 0 Group Level bit 0
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Register
S0RIC.S0RIR 7 Interrupt Request Flag
S0RIC.S0RIE 6 Interrupt Enable Control bit
S0RIC.ILVL_5 5 Interrupt Priority Level bit 5
S0RIC.ILVL_4 4 Interrupt Priority Level bit 4
S0RIC.ILVL_3 3 Interrupt Priority Level bit 3
S0RIC.ILVL_2 2 Interrupt Priority Level bit 2
S0RIC.GLVL_1 1 Group Level bit 1
S0RIC.GLVL_0 0 Group Level bit 0
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Control Register
S0EIC.S0EIR 7 Interrupt Request Flag
S0EIC.S0EIE 6 Interrupt Enable Control bit
S0EIC.ILVL_5 5 Interrupt Priority Level bit 5
S0EIC.ILVL_4 4 Interrupt Priority Level bit 4
S0EIC.ILVL_3 3 Interrupt Priority Level bit 3
S0EIC.ILVL_2 2 Interrupt Priority Level bit 2
S0EIC.GLVL_1 1 Group Level bit 1
S0EIC.GLVL_0 0 Group Level bit 0
SSCTIC 0xFF72 SSC Transmit Interrupt Control Register
SSCTIC.SSCTIR 7 Interrupt Request Flag
SSCTIC.SSCTIE 6 Interrupt Enable Control bit
SSCTIC.ILVL_5 5 Interrupt Priority Level bit 5
SSCTIC.ILVL_4 4 Interrupt Priority Level bit 4
SSCTIC.ILVL_3 3 Interrupt Priority Level bit 3
SSCTIC.ILVL_2 2 Interrupt Priority Level bit 2
SSCTIC.GLVL_1 1 Group Level bit 1
SSCTIC.GLVL_0 0 Group Level bit 0
SSCRIC 0xFF74 SSC Receive Interrupt Control Register
SSCRIC.SSCRIR 7 Interrupt Request Flag
SSCRIC.SSCRIE 6 Interrupt Enable Control bit
SSCRIC.ILVL_5 5 Interrupt Priority Level bit 5
SSCRIC.ILVL_4 4 Interrupt Priority Level bit 4
SSCRIC.ILVL_3 3 Interrupt Priority Level bit 3
SSCRIC.ILVL_2 2 Interrupt Priority Level bit 2
SSCRIC.GLVL_1 1 Group Level bit 1
SSCRIC.GLVL_0 0 Group Level bit 0
SSCEIC 0xFF76 SSC Error Interrupt Control Register
SSCEIC.SSCEIR 7 Interrupt Request Flag
SSCEIC.SSCEIE 6 Interrupt Enable Control bit
SSCEIC.ILVL_5 5 Interrupt Priority Level bit 5
SSCEIC.ILVL_4 4 Interrupt Priority Level bit 4
SSCEIC.ILVL_3 3 Interrupt Priority Level bit 3
SSCEIC.ILVL_2 2 Interrupt Priority Level bit 2
SSCEIC.GLVL_1 1 Group Level bit 1
SSCEIC.GLVL_0 0 Group Level bit 0
CC0IC 0xFF78 CAPCOM1 Register 0 Interrupt Control Register
CC0IC.CC0IR 7 Interrupt Request Flag
CC0IC.CC0IE 6 Interrupt Enable Control bit
CC0IC.ILVL_5 5 Interrupt Priority Level bit 5
CC0IC.ILVL_4 4 Interrupt Priority Level bit 4
CC0IC.ILVL_3 3 Interrupt Priority Level bit 3
CC0IC.ILVL_2 2 Interrupt Priority Level bit 2
CC0IC.GLVL_1 1 Group Level bit 1
CC0IC.GLVL_0 0 Group Level bit 0
CC1IC 0xFF7A CAPCOM1 Register 1 Interrupt Control Register
CC1IC.CC1IR 7 Interrupt Request Flag
CC1IC.CC1IE 6 Interrupt Enable Control bit
CC1IC.ILVL_5 5 Interrupt Priority Level bit 5
CC1IC.ILVL_4 4 Interrupt Priority Level bit 4
CC1IC.ILVL_3 3 Interrupt Priority Level bit 3
CC1IC.ILVL_2 2 Interrupt Priority Level bit 2
CC1IC.GLVL_1 1 Group Level bit 1
CC1IC.GLVL_0 0 Group Level bit 0
CC2IC 0xFF7C CAPCOM1 Register 2 Interrupt Control Register
CC2IC.CC2IR 7 Interrupt Request Flag
CC2IC.CC2IE 6 Interrupt Enable Control bit
CC2IC.ILVL_5 5 Interrupt Priority Level bit 5
CC2IC.ILVL_4 4 Interrupt Priority Level bit 4
CC2IC.ILVL_3 3 Interrupt Priority Level bit 3
CC2IC.ILVL_2 2 Interrupt Priority Level bit 2
CC2IC.GLVL_1 1 Group Level bit 1
CC2IC.GLVL_0 0 Group Level bit 0
CC3IC 0xFF7E CAPCOM1 Register 3 Interrupt Control Register
CC3IC.CC3IR 7 Interrupt Request Flag
CC3IC.CC3IE 6 Interrupt Enable Control bit
CC3IC.ILVL_5 5 Interrupt Priority Level bit 5
CC3IC.ILVL_4 4 Interrupt Priority Level bit 4
CC3IC.ILVL_3 3 Interrupt Priority Level bit 3
CC3IC.ILVL_2 2 Interrupt Priority Level bit 2
CC3IC.GLVL_1 1 Group Level bit 1
CC3IC.GLVL_0 0 Group Level bit 0
CC4IC 0xFF80 CAPCOM1 Register 4 Interrupt Control Register
CC4IC.CC4IR 7 Interrupt Request Flag
CC4IC.CC4IE 6 Interrupt Enable Control bit
CC4IC.ILVL_5 5 Interrupt Priority Level bit 5
CC4IC.ILVL_4 4 Interrupt Priority Level bit 4
CC4IC.ILVL_3 3 Interrupt Priority Level bit 3
CC4IC.ILVL_2 2 Interrupt Priority Level bit 2
CC4IC.GLVL_1 1 Group Level bit 1
CC4IC.GLVL_0 0 Group Level bit 0
CC5IC 0xFF82 CAPCOM1 Register 5 Interrupt Control Register
CC5IC.CC5IR 7 Interrupt Request Flag
CC5IC.CC5IE 6 Interrupt Enable Control bit
CC5IC.ILVL_5 5 Interrupt Priority Level bit 5
CC5IC.ILVL_4 4 Interrupt Priority Level bit 4
CC5IC.ILVL_3 3 Interrupt Priority Level bit 3
CC5IC.ILVL_2 2 Interrupt Priority Level bit 2
CC5IC.GLVL_1 1 Group Level bit 1
CC5IC.GLVL_0 0 Group Level bit 0
CC6IC 0xFF84 CAPCOM1 Register 6 Interrupt Control Register
CC6IC.CC6IR 7 Interrupt Request Flag
CC6IC.CC6IE 6 Interrupt Enable Control bit
CC6IC.ILVL_5 5 Interrupt Priority Level bit 5
CC6IC.ILVL_4 4 Interrupt Priority Level bit 4
CC6IC.ILVL_3 3 Interrupt Priority Level bit 3
CC6IC.ILVL_2 2 Interrupt Priority Level bit 2
CC6IC.GLVL_1 1 Group Level bit 1
CC6IC.GLVL_0 0 Group Level bit 0
CC7IC 0xFF86 CAPCOM1 Register 7 Interrupt Control Register
CC7IC.CC7IR 7 Interrupt Request Flag
CC7IC.CC7IE 6 Interrupt Enable Control bit
CC7IC.ILVL_5 5 Interrupt Priority Level bit 5
CC7IC.ILVL_4 4 Interrupt Priority Level bit 4
CC7IC.ILVL_3 3 Interrupt Priority Level bit 3
CC7IC.ILVL_2 2 Interrupt Priority Level bit 2
CC7IC.GLVL_1 1 Group Level bit 1
CC7IC.GLVL_0 0 Group Level bit 0
CC8IC 0xFF88 CAPCOM1 Register 8 Interrupt Control Register
CC8IC.CC8IR 7 Interrupt Request Flag
CC8IC.CC8IE 6 Interrupt Enable Control bit
CC8IC.ILVL_5 5 Interrupt Priority Level bit 5
CC8IC.ILVL_4 4 Interrupt Priority Level bit 4
CC8IC.ILVL_3 3 Interrupt Priority Level bit 3
CC8IC.ILVL_2 2 Interrupt Priority Level bit 2
CC8IC.GLVL_1 1 Group Level bit 1
CC8IC.GLVL_0 0 Group Level bit 0
CC9IC 0xFF8A CAPCOM1 Register 9 Interrupt Control Register
CC9IC.CC9IR 7 Interrupt Request Flag
CC9IC.CC9IE 6 Interrupt Enable Control bit
CC9IC.ILVL_5 5 Interrupt Priority Level bit 5
CC9IC.ILVL_4 4 Interrupt Priority Level bit 4
CC9IC.ILVL_3 3 Interrupt Priority Level bit 3
CC9IC.ILVL_2 2 Interrupt Priority Level bit 2
CC9IC.GLVL_1 1 Group Level bit 1
CC9IC.GLVL_0 0 Group Level bit 0
CC10IC 0xFF8C CAPCOM1 Register 10 Interrupt Control Register
CC10IC.CC10IR 7 Interrupt Request Flag
CC10IC.CC10IE 6 Interrupt Enable Control bit
CC10IC.ILVL_5 5 Interrupt Priority Level bit 5
CC10IC.ILVL_4 4 Interrupt Priority Level bit 4
CC10IC.ILVL_3 3 Interrupt Priority Level bit 3
CC10IC.ILVL_2 2 Interrupt Priority Level bit 2
CC10IC.GLVL_1 1 Group Level bit 1
CC10IC.GLVL_0 0 Group Level bit 0
CC11IC 0xFF8E CAPCOM1 Register 11 Interrupt Control Register
CC11IC.CC11IR 7 Interrupt Request Flag
CC11IC.CC11IE 6 Interrupt Enable Control bit
CC11IC.ILVL_5 5 Interrupt Priority Level bit 5
CC11IC.ILVL_4 4 Interrupt Priority Level bit 4
CC11IC.ILVL_3 3 Interrupt Priority Level bit 3
CC11IC.ILVL_2 2 Interrupt Priority Level bit 2
CC11IC.GLVL_1 1 Group Level bit 1
CC11IC.GLVL_0 0 Group Level bit 0
CC12IC 0xFF90 CAPCOM1 Register 12 Interrupt Control Register
CC12IC.CC12IR 7 Interrupt Request Flag
CC12IC.CC12IE 6 Interrupt Enable Control bit
CC12IC.ILVL_5 5 Interrupt Priority Level bit 5
CC12IC.ILVL_4 4 Interrupt Priority Level bit 4
CC12IC.ILVL_3 3 Interrupt Priority Level bit 3
CC12IC.ILVL_2 2 Interrupt Priority Level bit 2
CC12IC.GLVL_1 1 Group Level bit 1
CC12IC.GLVL_0 0 Group Level bit 0
CC13IC 0xFF92 CAPCOM1 Register 13 Interrupt Control Register
CC13IC.CC13IR 7 Interrupt Request Flag
CC13IC.CC13IE 6 Interrupt Enable Control bit
CC13IC.ILVL_5 5 Interrupt Priority Level bit 5
CC13IC.ILVL_4 4 Interrupt Priority Level bit 4
CC13IC.ILVL_3 3 Interrupt Priority Level bit 3
CC13IC.ILVL_2 2 Interrupt Priority Level bit 2
CC13IC.GLVL_1 1 Group Level bit 1
CC13IC.GLVL_0 0 Group Level bit 0
CC14IC 0xFF94 CAPCOM1 Register 14 Interrupt Control Register
CC14IC.CC14IR 7 Interrupt Request Flag
CC14IC.CC14IE 6 Interrupt Enable Control bit
CC14IC.ILVL_5 5 Interrupt Priority Level bit 5
CC14IC.ILVL_4 4 Interrupt Priority Level bit 4
CC14IC.ILVL_3 3 Interrupt Priority Level bit 3
CC14IC.ILVL_2 2 Interrupt Priority Level bit 2
CC14IC.GLVL_1 1 Group Level bit 1
CC14IC.GLVL_0 0 Group Level bit 0
CC15IC 0xFF96 CAPCOM1 Register 15 Interrupt Control Register
CC15IC.CC15IR 7 Interrupt Request Flag
CC15IC.CC15IE 6 Interrupt Enable Control bit
CC15IC.ILVL_5 5 Interrupt Priority Level bit 5
CC15IC.ILVL_4 4 Interrupt Priority Level bit 4
CC15IC.ILVL_3 3 Interrupt Priority Level bit 3
CC15IC.ILVL_2 2 Interrupt Priority Level bit 2
CC15IC.GLVL_1 1 Group Level bit 1
CC15IC.GLVL_0 0 Group Level bit 0
ADCIC 0xFF98 A/D Converter End of Conversion Interrupt Control Register
ADCIC.ADCIR 7 Interrupt Request Flag
ADCIC.ADCIE 6 Interrupt Enable Control bit
ADCIC.ILVL_5 5 Interrupt Priority Level bit 5
ADCIC.ILVL_4 4 Interrupt Priority Level bit 4
ADCIC.ILVL_3 3 Interrupt Priority Level bit 3
ADCIC.ILVL_2 2 Interrupt Priority Level bit 2
ADCIC.GLVL_1 1 Group Level bit 1
ADCIC.GLVL_0 0 Group Level bit 0
ADEIC 0xFF9A A/D Converter Overrun Error Interrupt Control Reg
ADEIC.ADEIR 7 Interrupt Request Flag
ADEIC.ADEIE 6 Interrupt Enable Control bit
ADEIC.ILVL_5 5 Interrupt Priority Level bit 5
ADEIC.ILVL_4 4 Interrupt Priority Level bit 4
ADEIC.ILVL_3 3 Interrupt Priority Level bit 3
ADEIC.ILVL_2 2 Interrupt Priority Level bit 2
ADEIC.GLVL_1 1 Group Level bit 1
ADEIC.GLVL_0 0 Group Level bit 0
T0IC 0xFF9C CAPCOM Timer 0 Interrupt Control Register
T0IC.T0IR 7 Interrupt Request Flag
T0IC.T0IE 6 Interrupt Enable Control bit
T0IC.ILVL_5 5 Interrupt Priority Level bit 5
T0IC.ILVL_4 4 Interrupt Priority Level bit 4
T0IC.ILVL_3 3 Interrupt Priority Level bit 3
T0IC.ILVL_2 2 Interrupt Priority Level bit 2
T0IC.GLVL_1 1 Group Level bit 1
T0IC.GLVL_0 0 Group Level bit 0
T1IC 0xFF9E CAPCOM Timer 1 Interrupt Control Register
T1IC.T1IR 7 Interrupt Request Flag
T1IC.T1IE 6 Interrupt Enable Control bit
T1IC.ILVL_5 5 Interrupt Priority Level bit 5
T1IC.ILVL_4 4 Interrupt Priority Level bit 4
T1IC.ILVL_3 3 Interrupt Priority Level bit 3
T1IC.ILVL_2 2 Interrupt Priority Level bit 2
T1IC.GLVL_1 1 Group Level bit 1
T1IC.GLVL_0 0 Group Level bit 0
ADCON 0xFFA0 A/D Converter Control Register
ADCON.ADCTC_15 15 ADC Conversion Time Control bit 15
ADCON.ADCTC_14 14 ADC Conversion Time Control bit 14
ADCON.ADSTC_13 13 ADC Sample Time Control bit 13
ADCON.ADSTC_12 12 ADC Sample Time Control bit 12
ADCON.ADCRQ 11 ADC Channel Injection Request Flag
ADCON.ADCIN 10 ADC Channel Injection Enable
ADCON.ADWR 9 ADC Wait for Read Control
ADCON.ADBSY 8 ADC Busy Flag
ADCON.ADST 7 ADC Start bit
ADCON.ADM_5 5 ADC Mode Selection bit 5
ADCON.ADM_4 4 ADC Mode Selection bit 4
ADCON.ADCH_3 3 ADC Analog Channel Input Selection bit 3
ADCON.ADCH_2 2 ADC Analog Channel Input Selection bit 2
ADCON.ADCH_1 1 ADC Analog Channel Input Selection bit 1
ADCON.ADCH_0 0 ADC Analog Channel Input Selection bit 0
P5 0xFFA2 Port5 Register (read only)
P5.P5_15 15 Port data register P5 bit 15
P5.P5_14 14 Port data register P5 bit 14
P5.P5_13 13 Port data register P5 bit 13
P5.P5_12 12 Port data register P5 bit 12
P5.P5_11 11 Port data register P5 bit 11
P5.P5_10 10 Port data register P5 bit 10
P5.P5_9 9 Port data register P5 bit 9
P5.P5_8 8 Port data register P5 bit 8
P5.P5_7 7 Port data register P5 bit 7
P5.P5_6 6 Port data register P5 bit 6
P5.P5_5 5 Port data register P5 bit 5
P5.P5_4 4 Port data register P5 bit 4
P5.P5_3 3 Port data register P5 bit 3
P5.P5_2 2 Port data register P5 bit 2
P5.P5_1 1 Port data register P5 bit 1
P5.P5_0 0 Port data register P5 bit 0
P5DIDIS 0xFFA4 Port 5 Digital Disable Register
P5DIDIS.P5DIDIS_15 15 Port 5 Digital Disablel register bit 15
P5DIDIS.P5DIDIS_14 14 Port 5 Digital Disablel register bit 14
P5DIDIS.P5DIDIS_13 13 Port 5 Digital Disablel register bit 13
P5DIDIS.P5DIDIS_12 12 Port 5 Digital Disablel register bit 12
P5DIDIS.P5DIDIS_11 11 Port 5 Digital Disablel register bit 11
P5DIDIS.P5DIDIS_10 10 Port 5 Digital Disablel register bit 10
P5DIDIS.P5DIDIS_9 9 Port 5 Digital Disablel register bit 9
P5DIDIS.P5DIDIS_8 8 Port 5 Digital Disablel register bit 8
P5DIDIS.P5DIDIS_7 7 Port 5 Digital Disablel register bit 7
P5DIDIS.P5DIDIS_6 6 Port 5 Digital Disablel register bit 6
P5DIDIS.P5DIDIS_5 5 Port 5 Digital Disablel register bit 5
P5DIDIS.P5DIDIS_4 4 Port 5 Digital Disablel register bit 4
P5DIDIS.P5DIDIS_3 3 Port 5 Digital Disablel register bit 3
P5DIDIS.P5DIDIS_2 2 Port 5 Digital Disablel register bit 2
P5DIDIS.P5DIDIS_1 1 Port 5 Digital Disablel register bit 1
P5DIDIS.P5DIDIS_0 0 Port 5 Digital Disablel register bit 0
TFR 0xFFAC Trap Flag Register
TFR.NMI 15 Non Maskable Interrupt Flag
TFR.STKOF 14 Stack Overflow Flag
TFR.STKUF 13 Stack Underflow Flag
TFR.UNDOPC 7 Undefined Opcode Flag
TFR.MACTRP 6 MAC Interrupt Flag
TFR.PRTFLT 3 Protection Fault Flag
TFR.ILLOPA 2 Illegal word Operand Access Flag
TFR.ILLINA 1 Illegal Instruction Access Flag
TFR.ILLBUS 0 Illegal External Bus Access Flag
WDTCON 0xFFAE Watchdog Timer Control Register
WDTCON.WDTREL_15 15
WDTCON.WDTREL_14 14
WDTCON.WDTREL_13 13
WDTCON.WDTREL_12 12
WDTCON.WDTREL_11 11
WDTCON.WDTREL_10 10
WDTCON.WDTREL_9 9
WDTCON.WDTREL_8 8
WDTCON.PONR 5 Power-On (Asynchronous) Reset Indication Flag
WDTCON.LHWR 4 Long Hardware Reset Indication Flag
WDTCON.SHWR 3 Short Hardware Reset Indication Flag
WDTCON.SWR 2 Software Reset Indication Flag
WDTCON.WDTR 1 Watchdog Timer Reset Indication Flag
WDTCON.WDTIN 0 Watchdog Timer Input Frequency Selection
S0CON 0xFFB0 Serial Channel 0 Control Register
S0CON.S0R 15 Baud rate Generator Run bit
S0CON.S0LB 14 Loopback Mode Enable bit
S0CON.S0BRS 13 Baud rate Selection bit
S0CON.S0ODD 12 Parity Selection bit
S0CON.S0OE 10 Overrun Error Flag
S0CON.S0FE 9 Framing Error Flag
S0CON.S0PE 8 Parity Error Flag
S0CON.S0OEN 7 Overrun Check Enable bit
S0CON.S0FEN 6 Framing Check Enable bit asynchronous operation
S0CON.S0PEN 5 Parity Check Enable bit asynchronous operation
S0CON.S0REN 4 Receiver Enable bit
S0CON.S0STP 3 Number of Stop bit Selection asynchronous operation
S0CON.S0M_2 2 ASC0 Mode Control bit 2
S0CON.S0M_1 1 ASC0 Mode Control bit 1
S0CON.S0M_0 0 ASC0 Mode Control bit 0
SSCCON 0xFFB2 SSC Control Register
SSCCON.SSCEN_0 15 SSC Enable bit
SSCCON.SSCMS 14 SSC Master Select bit
SSCCON.SSCAREN 12 SSC Automatic Reset Enable bit
SSCCON.SSCBEN 11 SSC Baudrate Error Enable bit
SSCCON.SSCPEN 10 SSC Phase Error Enable bit
SSCCON.SSCREN 9 SSC Receive Error Enable bit
SSCCON.SSCTEN 8 SSC Transmit Error Enable bit
SSCCON.SSCPO 6 SSC Clock Polarity Control bit
SSCCON.SSCPH 5 SSC Clock Phase Control bit
SSCCON.SSCHB 4 SSC Heading Control bit
SSCCON.SSCBM_3 3 SSC Data Width Selection bit 3
SSCCON.SSCBM_2 2 SSC Data Width Selection bit 2
SSCCON.SSCBM_1 1 SSC Data Width Selection bit 1
SSCCON.SSCBM_0 0 SSC Data Width Selection bit 0
P2 0xFFC0 Port2 Register
P2.P2_15 15 Port data register P2 bit 15
P2.P2_14 14 Port data register P2 bit 14
P2.P2_13 13 Port data register P2 bit 13
P2.P2_12 12 Port data register P2 bit 12
P2.P2_11 11 Port data register P2 bit 11
P2.P2_10 10 Port data register P2 bit 10
P2.P2_9 9 Port data register P2 bit 9
P2.P2_8 8 Port data register P2 bit 8
P2.P2_7 7 Port data register P2 bit 7
P2.P2_6 6 Port data register P2 bit 6
P2.P2_5 5 Port data register P2 bit 5
P2.P2_4 4 Port data register P2 bit 4
P2.P2_3 3 Port data register P2 bit 3
P2.P2_2 2 Port data register P2 bit 2
P2.P2_1 1 Port data register P2 bit 1
P2.P2_0 0 Port data register P2 bit 0
DP2 0xFFC2 Port2 Direction Control Register
DP2.DP2_15 15 Port direction register DP2 bit 15
DP2.DP2_14 14 Port direction register DP2 bit 14
DP2.DP2_13 13 Port direction register DP2 bit 13
DP2.DP2_12 12 Port direction register DP2 bit 12
DP2.DP2_11 11 Port direction register DP2 bit 11
DP2.DP2_10 10 Port direction register DP2 bit 10
DP2.DP2_9 9 Port direction register DP2 bit 9
DP2.DP2_8 8 Port direction register DP2 bit 8
DP2.DP2_7 7 Port direction register DP2 bit 7
DP2.DP2_6 6 Port direction register DP2 bit 6
DP2.DP2_5 5 Port direction register DP2 bit 5
DP2.DP2_4 4 Port direction register DP2 bit 4
DP2.DP2_3 3 Port direction register DP2 bit 3
DP2.DP2_2 2 Port direction register DP2 bit 2
DP2.DP2_1 1 Port direction register DP2 bit 1
DP2.DP2_0 0 Port direction register DP2 bit 0
P3 0xFFC4 Port3 Register
P3.P3_15 15 Port data register P3 bit 15
P3.P3_13 13 Port data register P3 bit 13
P3.P3_12 12 Port data register P3 bit 12
P3.P3_11 11 Port data register P3 bit 11
P3.P3_10 10 Port data register P3 bit 10
P3.P3_9 9 Port data register P3 bit 9
P3.P3_8 8 Port data register P3 bit 8
P3.P3_7 7 Port data register P3 bit 7
P3.P3_6 6 Port data register P3 bit 6
P3.P3_5 5 Port data register P3 bit 5
P3.P3_4 4 Port data register P3 bit 4
P3.P3_3 3 Port data register P3 bit 3
P3.P3_2 2 Port data register P3 bit 2
P3.P3_1 1 Port data register P3 bit 1
P3.P3_0 0 Port data register P3 bit 0
DP3 0xFFC6 Port3 Direction Control Register
DP3.DP3_15 15 Port direction register DP3 bit 15
DP3.DP3_13 13 Port direction register DP3 bit 13
DP3.DP3_12 12 Port direction register DP3 bit 12
DP3.DP3_11 11 Port direction register DP3 bit 11
DP3.DP3_10 10 Port direction register DP3 bit 10
DP3.DP3_9 9 Port direction register DP3 bit 9
DP3.DP3_8 8 Port direction register DP3 bit 8
DP3.DP3_7 7 Port direction register DP3 bit 7
DP3.DP3_6 6 Port direction register DP3 bit 6
DP3.DP3_5 5 Port direction register DP3 bit 5
DP3.DP3_4 4 Port direction register DP3 bit 4
DP3.DP3_3 3 Port direction register DP3 bit 3
DP3.DP3_2 2 Port direction register DP3 bit 2
DP3.DP3_1 1 Port direction register DP3 bit 1
DP3.DP3_0 0 Port direction register DP3 bit 0
P4 0xFFC8 Port4 Register (8-bit)
P4.P4_7 7 Port data register P4 bit 7
P4.P4_6 6 Port data register P4 bit 6
P4.P4_5 5 Port data register P4 bit 5
P4.P4_4 4 Port data register P4 bit 4
P4.P4_3 3 Port data register P4 bit 3
P4.P4_2 2 Port data register P4 bit 2
P4.P4_1 1 Port data register P4 bit 1
P4.P4_0 0 Port data register P4 bit 0
DP4 0xFFCA Port4 Direction Control Register
DP4.DP4_7 7 Port direction register DP4 bit 7
DP4.DP4_6 6 Port direction register DP4 bit 6
DP4.DP4_5 5 Port direction register DP4 bit 5
DP4.DP4_4 4 Port direction register DP4 bit 4
DP4.DP4_3 3 Port direction register DP4 bit 3
DP4.DP4_2 2 Port direction register DP4 bit 2
DP4.DP4_1 1 Port direction register DP4 bit 1
DP4.DP4_0 0 Port direction register DP4 bit 0
P6 0xFFCC Port6 Register (8-bit)
P6.P6_7 7 Port data register P6 bit 7
P6.P6_6 6 Port data register P6 bit 6
P6.P6_5 5 Port data register P6 bit 5
P6.P6_4 4 Port data register P6 bit 4
P6.P6_3 3 Port data register P6 bit 3
P6.P6_2 2 Port data register P6 bit 2
P6.P6_1 1 Port data register P6 bit 1
P6.P6_0 0 Port data register P6 bit 0
DP6 0xFFCE Port6 Direction Control Register
DP6.DP6_7 7 Port direction register DP6 bit 7
DP6.DP6_6 6 Port direction register DP6 bit 6
DP6.DP6_5 5 Port direction register DP6 bit 5
DP6.DP6_4 4 Port direction register DP6 bit 4
DP6.DP6_3 3 Port direction register DP6 bit 3
DP6.DP6_2 2 Port direction register DP6 bit 2
DP6.DP6_1 1 Port direction register DP6 bit 1
DP6.DP6_0 0 Port direction register DP6 bit 0
P7 0xFFD0 Port7 Register (8-bit)
P7.P7_7 7 Port data register P7 bit 7
P7.P7_6 6 Port data register P7 bit 6
P7.P7_5 5 Port data register P7 bit 5
P7.P7_4 4 Port data register P7 bit 4
P7.P7_3 3 Port data register P7 bit 3
P7.P7_2 2 Port data register P7 bit 2
P7.P7_1 1 Port data register P7 bit 1
P7.P7_0 0 Port data register P7 bit 0
DP7 0xFFD2 Port7 Direction Control Register
DP7.DP7_7 7 Port direction register DP7 bit 7
DP7.DP7_6 6 Port direction register DP7 bit 6
DP7.DP7_5 5 Port direction register DP7 bit 5
DP7.DP7_4 4 Port direction register DP7 bit 4
DP7.DP7_3 3 Port direction register DP7 bit 3
DP7.DP7_2 2 Port direction register DP7 bit 2
DP7.DP7_1 1 Port direction register DP7 bit 1
DP7.DP7_0 0 Port direction register DP7 bit 0
P8 0xFFD4 Port8 Register (8-bit)
P8.P8_7 7 Port data register P8 bit 7
P8.P8_6 6 Port data register P8 bit 6
P8.P8_5 5 Port data register P8 bit 5
P8.P8_4 4 Port data register P8 bit 4
P8.P8_3 3 Port data register P8 bit 3
P8.P8_2 2 Port data register P8 bit 2
P8.P8_1 1 Port data register P8 bit 1
P8.P8_0 0 Port data register P8 bit 0
DP8 0xFFD6 Port8 Direction Control Register
DP8.DP8_7 7 Port direction register DP8 bit 7
DP8.DP8_6 6 Port direction register DP8 bit 6
DP8.DP8_5 5 Port direction register DP8 bit 5
DP8.DP8_4 4 Port direction register DP8 bit 4
DP8.DP8_3 3 Port direction register DP8 bit 3
DP8.DP8_2 2 Port direction register DP8 bit 2
DP8.DP8_1 1 Port direction register DP8 bit 1
DP8.DP8_0 0 Port direction register DP8 bit 0
MRW 0xFFDA MAC Unit Repeat Word
MRW.MR 15 Repeat Flag
MRW.RCNT_12 12 Repeat Count bit 12
MRW.RCNT_11 11 Repeat Count bit 11
MRW.RCNT_10 10 Repeat Count bit 10
MRW.RCNT_9 9 Repeat Count bit 9
MRW.RCNT_8 8 Repeat Count bit 8
MRW.RCNT_7 7 Repeat Count bit 7
MRW.RCNT_6 6 Repeat Count bit 6
MRW.RCNT_5 5 Repeat Count bit 5
MRW.RCNT_4 4 Repeat Count bit 4
MRW.RCNT_3 3 Repeat Count bit 3
MRW.RCNT_2 2 Repeat Count bit 2
MRW.RCNT_1 1 Repeat Count bit 1
MRW.RCNT_0 0 Repeat Count bit 0
MCW 0xFFDC MAC Unit Control Word
MCW.MIE 15 MAC Interrupt Enable
MCW.LM 14 SL Mask
MCW.EM 13 E Mask
MCW.VM 12 SV Mask
MCW.CM 11 C Mask
MCW.MP 10 Product Shift Mode
MCW.MS 9 Saturation Mode
MSW 0xFFDE MAC Unit Status Word
MSW.MIR 15 MAC Interrupt Request
MSW.SL 13 Sticky Limit Flag
MSW.E 12 Extension Flag
MSW.SV 11 Sticky Overflow Flag
MSW.C 10 Carry Flag
MSW.Z 9 Zero Flag
MSW.N 8 Negative Flag
MSW.MAE_7 7 Accumulator Extension bit 39
MSW.MAE_6 6 Accumulator Extension bit 38
MSW.MAE_5 5 Accumulator Extension bit 37
MSW.MAE_4 4 Accumulator Extension bit 36
MSW.MAE_3 3 Accumulator Extension bit 35
MSW.MAE_2 2 Accumulator Extension bit 34
MSW.MAE_1 1 Accumulator Extension bit 33
MSW.MAE_0 0 Accumulator Extension bit 32
.ST10R167
; 167crum.pdf, 6864.pdf
; ST10R167_Q3_TR, ST10R167_Q6_TR
; MEMORY MAP
area DATA MEM_EXT 0x8000:0xE000
area DATA XRAM 0xE000:0xE800
area BSS RESERVED1 0xE800:0xEF00
area DATA CAN1 0xEF00:0xF000
area DATA ESFR 0xF000:0xF200
area BSS RESERVED2 0xF200:0xF600
area DATA IRAM_SFR 0xF600:0x10000
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMITRAP 0x0008 NMITRAP Non-Maskable Interrupt (Class A Hardware Traps)
entry STOTRAP 0x0010 STOTRAP Stack Overflow (Class A Hardware Traps)
entry STUTRAP 0x0018 STUTRAP Stack Underflow (Class A Hardware Traps)
entry BTRAP 0x0028 BTRAP Class B Hardware Traps
entry CC0INT 0x0040 CAPCOM Register 0
entry CC1INT 0x0044 CAPCOM Register 1
entry CC2INT 0x0048 CAPCOM Register 2
entry CC3INT 0x004C CAPCOM Register 3
entry CC4INT 0x0050 CAPCOM Register 4
entry CC5INT 0x0054 CAPCOM Register 5
entry CC6INT 0x0058 CAPCOM Register 6
entry CC7INT 0x005C CAPCOM Register 7
entry CC8INT 0x0060 CAPCOM Register 8
entry CC9INT 0x0064 CAPCOM Register 9
entry CC10INT 0x0068 CAPCOM Register 10
entry CC11INT 0x006C CAPCOM Register 11
entry CC12INT 0x0070 CAPCOM Register 12
entry CC13INT 0x0074 CAPCOM Register 13
entry CC14INT 0x0078 CAPCOM Register 14
entry CC15INT 0x007C CAPCOM Register 15
entry T0INT 0x0080 CAPCOM Timer 0
entry T1INT 0x0084 CAPCOM Timer 1
entry T2INT 0x0088 GPT1 Timer 2
entry T3INT 0x008C GPT1 Timer 3
entry T4INT 0x0090 GPT1 Timer 4
entry T5INT 0x0094 GPT2 Timer 5
entry T6INT 0x0098 GPT2 Timer 6
entry CRINT 0x009C GPT2 CAPREL Reg.
entry ADCINT 0x00A0 A/D Conversion Complete
entry ADEINT 0x00A4 A/D Overrun Error
entry S0TINT 0x00A8 ASC0 Transmit
entry S0RINT 0x00AC ASC0 Receive
entry S0EINT 0x00B0 ASC0 Error
entry SCTINT 0x00B4 SSC Transmit
entry SCRINT 0x00B8 SSC Receive
entry SCEINT 0x00BC SSC Error
entry CC16INT 0x00C0 CAPCOM Register 16
entry CC17INT 0x00C4 CAPCOM Register 17
entry CC18INT 0x00C8 CAPCOM Register 18
entry CC19INT 0x00CC CAPCOM Register 19
entry CC20INT 0x00D0 CAPCOM Register 20
entry CC21INT 0x00D4 CAPCOM Register 21
entry CC22INT 0x00D8 CAPCOM Register 22
entry CC23INT 0x00DC CAPCOM Register 23
entry CC24INT 0x00E0 CAPCOM Register 24
entry CC25INT 0x00E4 CAPCOM Register 25
entry CC26INT 0x00E8 CAPCOM Register 26
entry CC27INT 0x00EC CAPCOM Register 27
entry CC28INT 0x00F0 CAPCOM Register 28
entry T7INT 0x00F4 CAPCOM Timer 7
entry T8INT 0x00F8 CAPCOM Timer 8
entry PWMINT 0x00FC PWM Channel 0_3
entry XP0INT 0x0100 CAN1
entry XP1INT 0x0104 X-Peripheral Node
entry XP2INT 0x0108 X-Peripheral Node
entry XP3INT 0x010C PLL Unlock
entry CC29INT 0x0110 CAPCOM Register 29
entry CC30INT 0x0114 CAPCOM Register 30
entry CC31INT 0x0118 CAPCOM Register 31
entry S0TBINT 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
CSR 0xEF00 CAN1 Control/Status Register
CSR.BOFF 15 Busoff Status
CSR.EWRN 14 Error Warning Status
CSR.RXOK 12 Received Message Successfully
CSR.TXOK 11 Transmitted Message Successfully
CSR.LEC10 10 Last Error Code bit 10
CSR.LEC9 9 Last Error Code bit 9
CSR.LEC8 8 Last Error Code bit 8
CSR.TM 7 Test Mode
CSR.CCE 6 Configuration Change Enable
CSR.CPS 4 Clock Prescaler Control Bit
CSR.EIE 3 Error Interrupt Enable
CSR.SIE 2 Status Change Interrupt Enable
CSR.IE 1 Interrupt Enable
CSR.INIT 0 Initialization
IR 0xEF02 CAN1 Interrupt Register
IR.INTID7 7 Interrupt Identifier bit 7
IR.INTID6 6 Interrupt Identifier bit 6
IR.INTID5 5 Interrupt Identifier bit 5
IR.INTID4 4 Interrupt Identifier bit 4
IR.INTID3 3 Interrupt Identifier bit 3
IR.INTID2 2 Interrupt Identifier bit 2
IR.INTID1 1 Interrupt Identifier bit 1
IR.INTID0 0 Interrupt Identifier bit 0
BTR 0xEF04 CAN1 Bit Timing Register
BTR.TSEG2_14 14 Time Segment after sample point bit 14
BTR.TSEG2_13 13 Time Segment after sample point bit 13
BTR.TSEG2_12 12 Time Segment after sample point bit 12
BTR.TSEG1_11 11 Time Segment before sample point bit 11
BTR.TSEG1_10 10 Time Segment before sample point bit 10
BTR.TSEG1_9 9 Time Segment before sample point bit 9
BTR.TSEG1_8 8 Time Segment before sample point bit 8
BTR.SJW7 7 (Re)Synchronization Jump Width bit 7
BTR.SJW6 6 (Re)Synchronization Jump Width bit 6
BTR.BRP5 5 Baud Rate Prescaler bit 5
BTR.BRP4 4 Baud Rate Prescaler bit 4
BTR.BRP3 3 Baud Rate Prescaler bit 3
BTR.BRP2 2 Baud Rate Prescaler bit 2
BTR.BRP1 1 Baud Rate Prescaler bit 1
BTR.BRP0 0 Baud Rate Prescaler bit 0
GMS 0xEF06 CAN1 Global Mask Short
GMS.ID20 15 Identifier 20
GMS.ID19 14 Identifier 19
GMS.ID18 13 Identifier 18
GMS.ID28 7 Identifier 28
GMS.ID27 6 Identifier 27
GMS.ID26 5 Identifier 26
GMS.ID25 4 Identifier 25
GMS.ID24 3 Identifier 24
GMS.ID23 2 Identifier 23
GMS.ID22 1 Identifier 22
GMS.ID21 0 Identifier 21
UGML 0xEF08 CAN1 Upper Global Mask Long
UGML.ID20 15 Identifier 20
UGML.ID19 14 Identifier 19
UGML.ID18 13 Identifier 18
UGML.ID17 12 Identifier 17
UGML.ID16 11 Identifier 16
UGML.ID15 10 Identifier 15
UGML.ID14 9 Identifier 14
UGML.ID13 8 Identifier 13
UGML.ID28 7 Identifier 28
UGML.ID27 6 Identifier 27
UGML.ID26 5 Identifier 26
UGML.ID25 4 Identifier 25
UGML.ID24 3 Identifier 24
UGML.ID23 2 Identifier 23
UGML.ID22 1 Identifier 22
UGML.ID21 0 Identifier 21
LGML 0xEF0A CAN1 Lower Global Mask Long
LGML.ID4 15 Identifier 4
LGML.ID3 14 Identifier 3
LGML.ID2 13 Identifier 2
LGML.ID1 12 Identifier 1
LGML.ID0 11 Identifier 0
LGML.ID12 7 Identifier 12
LGML.ID11 6 Identifier 11
LGML.ID10 5 Identifier 10
LGML.ID9 4 Identifier 9
LGML.ID8 3 Identifier 8
LGML.ID7 2 Identifier 7
LGML.ID6 1 Identifier 6
LGML.ID5 0 Identifier 5
UMLM 0xEF0C CAN1 Upper Mask of Last Message
UMLM.ID20 15 Identifier 20
UMLM.ID19 14 Identifier 19
UMLM.ID18 13 Identifier 18
UMLM.ID17 12 Identifier 17
UMLM.ID16 11 Identifier 16
UMLM.ID15 10 Identifier 15
UMLM.ID14 9 Identifier 14
UMLM.ID13 8 Identifier 13
UMLM.ID28 7 Identifier 28
UMLM.ID27 6 Identifier 27
UMLM.ID26 5 Identifier 26
UMLM.ID25 4 Identifier 25
UMLM.ID24 3 Identifier 24
UMLM.ID23 2 Identifier 23
UMLM.ID22 1 Identifier 22
UMLM.ID21 0 Identifier 21
LMLM 0xEF0E CAN1 Lower Mask of Last Message
LMLM.ID4 15 Identifier 4
LMLM.ID3 14 Identifier 3
LMLM.ID2 13 Identifier 2
LMLM.ID1 12 Identifier 1
LMLM.ID0 11 Identifier 0
LMLM.ID12 7 Identifier 12
LMLM.ID11 6 Identifier 11
LMLM.ID10 5 Identifier 10
LMLM.ID9 4 Identifier 9
LMLM.ID8 3 Identifier 8
LMLM.ID7 2 Identifier 7
LMLM.ID6 1 Identifier 6
LMLM.ID5 0 Identifier 5
C1MCR1 0xEF10 CAN1 Message Ctrl. Reg. (msg. 1)
C1MCR1.RMTPND15 15 Remote Pending bit 15
C1MCR1.RMTPND14 14 Remote Pending bit 14
C1MCR1.TXRQ13 13 Transmit Request bit 13
C1MCR1.TXRQ12 12 Transmit Request bit 12
C1MCR1.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR1.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR1.NEWDAT9 9 New Data bit 9
C1MCR1.NEWDAT8 8 New Data bit 8
C1MCR1.MSGVAL7 7 Message Valid bit 7
C1MCR1.MSGVAL6 6 Message Valid bit 6
C1MCR1.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR1.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR1.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR1.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR1.INTPND1 1 Interrupt Pending bit 1
C1MCR1.INTPND0 0 Interrupt Pending bit 0
C1UAR1 0xEF12 CAN1 Upper Arbitration Reg. (msg. 1)
C1UAR1.ID20 15 Identifier bit 20
C1UAR1.ID19 14 Identifier bit 19
C1UAR1.ID18 13 Identifier bit 18
C1UAR1.ID17 12 Identifier bit 17
C1UAR1.ID16 11 Identifier bit 16
C1UAR1.ID15 10 Identifier bit 15
C1UAR1.ID14 9 Identifier bit 14
C1UAR1.ID13 8 Identifier bit 13
C1UAR1.ID28 7 Identifier bit 28
C1UAR1.ID27 6 Identifier bit 27
C1UAR1.ID26 5 Identifier bit 26
C1UAR1.ID25 4 Identifier bit 25
C1UAR1.ID24 3 Identifier bit 24
C1UAR1.ID23 2 Identifier bit 23
C1UAR1.ID22 1 Identifier bit 22
C1UAR1.ID21 0 Identifier bit 21
C1LAR1 0xEF14 CAN1 Lower Arbitration Reg. (msg. 1)
C1LAR1.ID4 15 Identifier bit 4
C1LAR1.ID3 14 Identifier bit 3
C1LAR1.ID2 13 Identifier bit 2
C1LAR1.ID1 12 Identifier bit 1
C1LAR1.ID0 11 Identifier bit 0
C1LAR1.ID12 7 Identifier bit 12
C1LAR1.ID11 6 Identifier bit 11
C1LAR1.ID10 5 Identifier bit 10
C1LAR1.ID9 4 Identifier bit 9
C1LAR1.ID8 3 Identifier bit 8
C1LAR1.ID7 2 Identifier bit 7
C1LAR1.ID6 1 Identifier bit 6
C1LAR1.ID5 0 Identifier bit 5
C1MCFG1 0xEF16 CAN1 Message Configuration Register (msg. 1)
C1MCFG1.DLC7 7 Data Length Code bit 7
C1MCFG1.DLC6 6 Data Length Code bit 6
C1MCFG1.DLC5 5 Data Length Code bit 5
C1MCFG1.DLC4 4 Data Length Code bit 4
C1MCFG1.DIR 3 Message Direction
C1MCFG1.XTD 2 Extended Identifier
C1MCR2 0xEF20 CAN1 Message Ctrl. Reg. (msg. 2)
C1MCR2.RMTPND15 15 Remote Pending bit 15
C1MCR2.RMTPND14 14 Remote Pending bit 14
C1MCR2.TXRQ13 13 Transmit Request bit 13
C1MCR2.TXRQ12 12 Transmit Request bit 12
C1MCR2.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR2.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR2.NEWDAT9 9 New Data bit 9
C1MCR2.NEWDAT8 8 New Data bit 8
C1MCR2.MSGVAL7 7 Message Valid bit 7
C1MCR2.MSGVAL6 6 Message Valid bit 6
C1MCR2.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR2.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR2.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR2.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR2.INTPND1 1 Interrupt Pending bit 1
C1MCR2.INTPND0 0 Interrupt Pending bit 0
C1UAR2 0xEF22 CAN1 Upper Arbitration Reg. (msg. 2)
C1UAR2.ID20 15 Identifier bit 20
C1UAR2.ID19 14 Identifier bit 19
C1UAR2.ID18 13 Identifier bit 18
C1UAR2.ID17 12 Identifier bit 17
C1UAR2.ID16 11 Identifier bit 16
C1UAR2.ID15 10 Identifier bit 15
C1UAR2.ID14 9 Identifier bit 14
C1UAR2.ID13 8 Identifier bit 13
C1UAR2.ID28 7 Identifier bit 28
C1UAR2.ID27 6 Identifier bit 27
C1UAR2.ID26 5 Identifier bit 26
C1UAR2.ID25 4 Identifier bit 25
C1UAR2.ID24 3 Identifier bit 24
C1UAR2.ID23 2 Identifier bit 23
C1UAR2.ID22 1 Identifier bit 22
C1UAR2.ID21 0 Identifier bit 21
C1LAR2 0xEF24 CAN1 Lower Arbitration Reg. (msg. 2)
C1LAR2.ID4 15 Identifier bit 4
C1LAR2.ID3 14 Identifier bit 3
C1LAR2.ID2 13 Identifier bit 2
C1LAR2.ID1 12 Identifier bit 1
C1LAR2.ID0 11 Identifier bit 0
C1LAR2.ID12 7 Identifier bit 12
C1LAR2.ID11 6 Identifier bit 11
C1LAR2.ID10 5 Identifier bit 10
C1LAR2.ID9 4 Identifier bit 9
C1LAR2.ID8 3 Identifier bit 8
C1LAR2.ID7 2 Identifier bit 7
C1LAR2.ID6 1 Identifier bit 6
C1LAR2.ID5 0 Identifier bit 5
C1MCFG2 0xEF26 CAN1 Message Configuration Register (msg. 2)
C1MCFG2.DLC7 7 Data Length Code bit 7
C1MCFG2.DLC6 6 Data Length Code bit 6
C1MCFG2.DLC5 5 Data Length Code bit 5
C1MCFG2.DLC4 4 Data Length Code bit 4
C1MCFG2.DIR 3 Message Direction
C1MCFG2.XTD 2 Extended Identifier
C1MCR3 0xEF30 CAN1 Message Ctrl. Reg. (msg. 3)
C1MCR3.RMTPND15 15 Remote Pending bit 15
C1MCR3.RMTPND14 14 Remote Pending bit 14
C1MCR3.TXRQ13 13 Transmit Request bit 13
C1MCR3.TXRQ12 12 Transmit Request bit 12
C1MCR3.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR3.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR3.NEWDAT9 9 New Data bit 9
C1MCR3.NEWDAT8 8 New Data bit 8
C1MCR3.MSGVAL7 7 Message Valid bit 7
C1MCR3.MSGVAL6 6 Message Valid bit 6
C1MCR3.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR3.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR3.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR3.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR3.INTPND1 1 Interrupt Pending bit 1
C1MCR3.INTPND0 0 Interrupt Pending bit 0
C1UAR3 0xEF32 CAN1 Upper Arbitration Reg. (msg. 3)
C1UAR3.ID20 15 Identifier bit 20
C1UAR3.ID19 14 Identifier bit 19
C1UAR3.ID18 13 Identifier bit 18
C1UAR3.ID17 12 Identifier bit 17
C1UAR3.ID16 11 Identifier bit 16
C1UAR3.ID15 10 Identifier bit 15
C1UAR3.ID14 9 Identifier bit 14
C1UAR3.ID13 8 Identifier bit 13
C1UAR3.ID28 7 Identifier bit 28
C1UAR3.ID27 6 Identifier bit 27
C1UAR3.ID26 5 Identifier bit 26
C1UAR3.ID25 4 Identifier bit 25
C1UAR3.ID24 3 Identifier bit 24
C1UAR3.ID23 2 Identifier bit 23
C1UAR3.ID22 1 Identifier bit 22
C1UAR3.ID21 0 Identifier bit 21
C1LAR3 0xEF34 CAN1 Lower Arbitration Reg. (msg. 3)
C1LAR3.ID4 15 Identifier bit 4
C1LAR3.ID3 14 Identifier bit 3
C1LAR3.ID2 13 Identifier bit 2
C1LAR3.ID1 12 Identifier bit 1
C1LAR3.ID0 11 Identifier bit 0
C1LAR3.ID12 7 Identifier bit 12
C1LAR3.ID11 6 Identifier bit 11
C1LAR3.ID10 5 Identifier bit 10
C1LAR3.ID9 4 Identifier bit 9
C1LAR3.ID8 3 Identifier bit 8
C1LAR3.ID7 2 Identifier bit 7
C1LAR3.ID6 1 Identifier bit 6
C1LAR3.ID5 0 Identifier bit 5
C1MCFG3 0xEF36 CAN1 Message Configuration Register (msg. 3)
C1MCFG3.DLC7 7 Data Length Code bit 7
C1MCFG3.DLC6 6 Data Length Code bit 6
C1MCFG3.DLC5 5 Data Length Code bit 5
C1MCFG3.DLC4 4 Data Length Code bit 4
C1MCFG3.DIR 3 Message Direction
C1MCFG3.XTD 2 Extended Identifier
C1MCR4 0xEF40 CAN1 Message Ctrl. Reg. (msg. 4)
C1MCR4.RMTPND15 15 Remote Pending bit 15
C1MCR4.RMTPND14 14 Remote Pending bit 14
C1MCR4.TXRQ13 13 Transmit Request bit 13
C1MCR4.TXRQ12 12 Transmit Request bit 12
C1MCR4.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR4.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR4.NEWDAT9 9 New Data bit 9
C1MCR4.NEWDAT8 8 New Data bit 8
C1MCR4.MSGVAL7 7 Message Valid bit 7
C1MCR4.MSGVAL6 6 Message Valid bit 6
C1MCR4.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR4.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR4.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR4.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR4.INTPND1 1 Interrupt Pending bit 1
C1MCR4.INTPND0 0 Interrupt Pending bit 0
C1UAR4 0xEF42 CAN1 Upper Arbitration Reg. (msg. 4)
C1UAR4.ID20 15 Identifier bit 20
C1UAR4.ID19 14 Identifier bit 19
C1UAR4.ID18 13 Identifier bit 18
C1UAR4.ID17 12 Identifier bit 17
C1UAR4.ID16 11 Identifier bit 16
C1UAR4.ID15 10 Identifier bit 15
C1UAR4.ID14 9 Identifier bit 14
C1UAR4.ID13 8 Identifier bit 13
C1UAR4.ID28 7 Identifier bit 28
C1UAR4.ID27 6 Identifier bit 27
C1UAR4.ID26 5 Identifier bit 26
C1UAR4.ID25 4 Identifier bit 25
C1UAR4.ID24 3 Identifier bit 24
C1UAR4.ID23 2 Identifier bit 23
C1UAR4.ID22 1 Identifier bit 22
C1UAR4.ID21 0 Identifier bit 21
C1LAR4 0xEF44 CAN1 Lower Arbitration Reg. (msg. 4)
C1LAR4.ID4 15 Identifier bit 4
C1LAR4.ID3 14 Identifier bit 3
C1LAR4.ID2 13 Identifier bit 2
C1LAR4.ID1 12 Identifier bit 1
C1LAR4.ID0 11 Identifier bit 0
C1LAR4.ID12 7 Identifier bit 12
C1LAR4.ID11 6 Identifier bit 11
C1LAR4.ID10 5 Identifier bit 10
C1LAR4.ID9 4 Identifier bit 9
C1LAR4.ID8 3 Identifier bit 8
C1LAR4.ID7 2 Identifier bit 7
C1LAR4.ID6 1 Identifier bit 6
C1LAR4.ID5 0 Identifier bit 5
C1MCFG4 0xEF46 CAN1 Message Configuration Register (msg. 4)
C1MCFG4.DLC7 7 Data Length Code bit 7
C1MCFG4.DLC6 6 Data Length Code bit 6
C1MCFG4.DLC5 5 Data Length Code bit 5
C1MCFG4.DLC4 4 Data Length Code bit 4
C1MCFG4.DIR 3 Message Direction
C1MCFG4.XTD 2 Extended Identifier
C1MCR5 0xEF50 CAN1 Message Ctrl. Reg. (msg. 5)
C1MCR5.RMTPND15 15 Remote Pending bit 15
C1MCR5.RMTPND14 14 Remote Pending bit 14
C1MCR5.TXRQ13 13 Transmit Request bit 13
C1MCR5.TXRQ12 12 Transmit Request bit 12
C1MCR5.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR5.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR5.NEWDAT9 9 New Data bit 9
C1MCR5.NEWDAT8 8 New Data bit 8
C1MCR5.MSGVAL7 7 Message Valid bit 7
C1MCR5.MSGVAL6 6 Message Valid bit 6
C1MCR5.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR5.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR5.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR5.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR5.INTPND1 1 Interrupt Pending bit 1
C1MCR5.INTPND0 0 Interrupt Pending bit 0
C1UAR5 0xEF52 CAN1 Upper Arbitration Reg. (msg. 5)
C1UAR5.ID20 15 Identifier bit 20
C1UAR5.ID19 14 Identifier bit 19
C1UAR5.ID18 13 Identifier bit 18
C1UAR5.ID17 12 Identifier bit 17
C1UAR5.ID16 11 Identifier bit 16
C1UAR5.ID15 10 Identifier bit 15
C1UAR5.ID14 9 Identifier bit 14
C1UAR5.ID13 8 Identifier bit 13
C1UAR5.ID28 7 Identifier bit 28
C1UAR5.ID27 6 Identifier bit 27
C1UAR5.ID26 5 Identifier bit 26
C1UAR5.ID25 4 Identifier bit 25
C1UAR5.ID24 3 Identifier bit 24
C1UAR5.ID23 2 Identifier bit 23
C1UAR5.ID22 1 Identifier bit 22
C1UAR5.ID21 0 Identifier bit 21
C1LAR5 0xEF54 CAN1 Lower Arbitration Reg. (msg. 5)
C1LAR5.ID4 15 Identifier bit 4
C1LAR5.ID3 14 Identifier bit 3
C1LAR5.ID2 13 Identifier bit 2
C1LAR5.ID1 12 Identifier bit 1
C1LAR5.ID0 11 Identifier bit 0
C1LAR5.ID12 7 Identifier bit 12
C1LAR5.ID11 6 Identifier bit 11
C1LAR5.ID10 5 Identifier bit 10
C1LAR5.ID9 4 Identifier bit 9
C1LAR5.ID8 3 Identifier bit 8
C1LAR5.ID7 2 Identifier bit 7
C1LAR5.ID6 1 Identifier bit 6
C1LAR5.ID5 0 Identifier bit 5
C1MCFG5 0xEF56 CAN1 Message Configuration Register (msg. 5)
C1MCFG5.DLC7 7 Data Length Code bit 7
C1MCFG5.DLC6 6 Data Length Code bit 6
C1MCFG5.DLC5 5 Data Length Code bit 5
C1MCFG5.DLC4 4 Data Length Code bit 4
C1MCFG5.DIR 3 Message Direction
C1MCFG5.XTD 2 Extended Identifier
C1MCR6 0xEF60 CAN1 Message Ctrl. Reg. (msg. 6)
C1MCR6.RMTPND15 15 Remote Pending bit 15
C1MCR6.RMTPND14 14 Remote Pending bit 14
C1MCR6.TXRQ13 13 Transmit Request bit 13
C1MCR6.TXRQ12 12 Transmit Request bit 12
C1MCR6.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR6.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR6.NEWDAT9 9 New Data bit 9
C1MCR6.NEWDAT8 8 New Data bit 8
C1MCR6.MSGVAL7 7 Message Valid bit 7
C1MCR6.MSGVAL6 6 Message Valid bit 6
C1MCR6.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR6.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR6.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR6.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR6.INTPND1 1 Interrupt Pending bit 1
C1MCR6.INTPND0 0 Interrupt Pending bit 0
C1UAR6 0xEF62 CAN1 Upper Arbitration Reg. (msg. 6)
C1UAR6.ID20 15 Identifier bit 20
C1UAR6.ID19 14 Identifier bit 19
C1UAR6.ID18 13 Identifier bit 18
C1UAR6.ID17 12 Identifier bit 17
C1UAR6.ID16 11 Identifier bit 16
C1UAR6.ID15 10 Identifier bit 15
C1UAR6.ID14 9 Identifier bit 14
C1UAR6.ID13 8 Identifier bit 13
C1UAR6.ID28 7 Identifier bit 28
C1UAR6.ID27 6 Identifier bit 27
C1UAR6.ID26 5 Identifier bit 26
C1UAR6.ID25 4 Identifier bit 25
C1UAR6.ID24 3 Identifier bit 24
C1UAR6.ID23 2 Identifier bit 23
C1UAR6.ID22 1 Identifier bit 22
C1UAR6.ID21 0 Identifier bit 21
C1LAR6 0xEF64 CAN1 Lower Arbitration Reg. (msg. 6)
C1LAR6.ID4 15 Identifier bit 4
C1LAR6.ID3 14 Identifier bit 3
C1LAR6.ID2 13 Identifier bit 2
C1LAR6.ID1 12 Identifier bit 1
C1LAR6.ID0 11 Identifier bit 0
C1LAR6.ID12 7 Identifier bit 12
C1LAR6.ID11 6 Identifier bit 11
C1LAR6.ID10 5 Identifier bit 10
C1LAR6.ID9 4 Identifier bit 9
C1LAR6.ID8 3 Identifier bit 8
C1LAR6.ID7 2 Identifier bit 7
C1LAR6.ID6 1 Identifier bit 6
C1LAR6.ID5 0 Identifier bit 5
C1MCFG6 0xEF66 CAN1 Message Configuration Register (msg. 6)
C1MCFG6.DLC7 7 Data Length Code bit 7
C1MCFG6.DLC6 6 Data Length Code bit 6
C1MCFG6.DLC5 5 Data Length Code bit 5
C1MCFG6.DLC4 4 Data Length Code bit 4
C1MCFG6.DIR 3 Message Direction
C1MCFG6.XTD 2 Extended Identifier
C1MCR7 0xEF70 CAN1 Message Ctrl. Reg. (msg. 7)
C1MCR7.RMTPND15 15 Remote Pending bit 15
C1MCR7.RMTPND14 14 Remote Pending bit 14
C1MCR7.TXRQ13 13 Transmit Request bit 13
C1MCR7.TXRQ12 12 Transmit Request bit 12
C1MCR7.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR7.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR7.NEWDAT9 9 New Data bit 9
C1MCR7.NEWDAT8 8 New Data bit 8
C1MCR7.MSGVAL7 7 Message Valid bit 7
C1MCR7.MSGVAL6 6 Message Valid bit 6
C1MCR7.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR7.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR7.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR7.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR7.INTPND1 1 Interrupt Pending bit 1
C1MCR7.INTPND0 0 Interrupt Pending bit 0
C1UAR7 0xEF72 CAN1 Upper Arbitration Reg. (msg. 7)
C1UAR7.ID20 15 Identifier bit 20
C1UAR7.ID19 14 Identifier bit 19
C1UAR7.ID18 13 Identifier bit 18
C1UAR7.ID17 12 Identifier bit 17
C1UAR7.ID16 11 Identifier bit 16
C1UAR7.ID15 10 Identifier bit 15
C1UAR7.ID14 9 Identifier bit 14
C1UAR7.ID13 8 Identifier bit 13
C1UAR7.ID28 7 Identifier bit 28
C1UAR7.ID27 6 Identifier bit 27
C1UAR7.ID26 5 Identifier bit 26
C1UAR7.ID25 4 Identifier bit 25
C1UAR7.ID24 3 Identifier bit 24
C1UAR7.ID23 2 Identifier bit 23
C1UAR7.ID22 1 Identifier bit 22
C1UAR7.ID21 0 Identifier bit 21
C1LAR7 0xEF74 CAN1 Lower Arbitration Reg. (msg. 7)
C1LAR7.ID4 15 Identifier bit 4
C1LAR7.ID3 14 Identifier bit 3
C1LAR7.ID2 13 Identifier bit 2
C1LAR7.ID1 12 Identifier bit 1
C1LAR7.ID0 11 Identifier bit 0
C1LAR7.ID12 7 Identifier bit 12
C1LAR7.ID11 6 Identifier bit 11
C1LAR7.ID10 5 Identifier bit 10
C1LAR7.ID9 4 Identifier bit 9
C1LAR7.ID8 3 Identifier bit 8
C1LAR7.ID7 2 Identifier bit 7
C1LAR7.ID6 1 Identifier bit 6
C1LAR7.ID5 0 Identifier bit 5
C1MCFG7 0xEF76 CAN1 Message Configuration Register (msg. 7)
C1MCFG7.DLC7 7 Data Length Code bit 7
C1MCFG7.DLC6 6 Data Length Code bit 6
C1MCFG7.DLC5 5 Data Length Code bit 5
C1MCFG7.DLC4 4 Data Length Code bit 4
C1MCFG7.DIR 3 Message Direction
C1MCFG7.XTD 2 Extended Identifier
C1MCR8 0xEF80 CAN1 Message Ctrl. Reg. (msg. 8)
C1MCR8.RMTPND15 15 Remote Pending bit 15
C1MCR8.RMTPND14 14 Remote Pending bit 14
C1MCR8.TXRQ13 13 Transmit Request bit 13
C1MCR8.TXRQ12 12 Transmit Request bit 12
C1MCR8.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR8.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR8.NEWDAT9 9 New Data bit 9
C1MCR8.NEWDAT8 8 New Data bit 8
C1MCR8.MSGVAL7 7 Message Valid bit 7
C1MCR8.MSGVAL6 6 Message Valid bit 6
C1MCR8.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR8.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR8.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR8.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR8.INTPND1 1 Interrupt Pending bit 1
C1MCR8.INTPND0 0 Interrupt Pending bit 0
C1UAR8 0xEF82 CAN1 Upper Arbitration Reg. (msg. 8)
C1UAR8.ID20 15 Identifier bit 20
C1UAR8.ID19 14 Identifier bit 19
C1UAR8.ID18 13 Identifier bit 18
C1UAR8.ID17 12 Identifier bit 17
C1UAR8.ID16 11 Identifier bit 16
C1UAR8.ID15 10 Identifier bit 15
C1UAR8.ID14 9 Identifier bit 14
C1UAR8.ID13 8 Identifier bit 13
C1UAR8.ID28 7 Identifier bit 28
C1UAR8.ID27 6 Identifier bit 27
C1UAR8.ID26 5 Identifier bit 26
C1UAR8.ID25 4 Identifier bit 25
C1UAR8.ID24 3 Identifier bit 24
C1UAR8.ID23 2 Identifier bit 23
C1UAR8.ID22 1 Identifier bit 22
C1UAR8.ID21 0 Identifier bit 21
C1LAR8 0xEF84 CAN1 Lower Arbitration Reg. (msg. 8)
C1LAR8.ID4 15 Identifier bit 4
C1LAR8.ID3 14 Identifier bit 3
C1LAR8.ID2 13 Identifier bit 2
C1LAR8.ID1 12 Identifier bit 1
C1LAR8.ID0 11 Identifier bit 0
C1LAR8.ID12 7 Identifier bit 12
C1LAR8.ID11 6 Identifier bit 11
C1LAR8.ID10 5 Identifier bit 10
C1LAR8.ID9 4 Identifier bit 9
C1LAR8.ID8 3 Identifier bit 8
C1LAR8.ID7 2 Identifier bit 7
C1LAR8.ID6 1 Identifier bit 6
C1LAR8.ID5 0 Identifier bit 5
C1MCFG8 0xEF86 CAN1 Message Configuration Register (msg. 8)
C1MCFG8.DLC7 7 Data Length Code bit 7
C1MCFG8.DLC6 6 Data Length Code bit 6
C1MCFG8.DLC5 5 Data Length Code bit 5
C1MCFG8.DLC4 4 Data Length Code bit 4
C1MCFG8.DIR 3 Message Direction
C1MCFG8.XTD 2 Extended Identifier
C1MCR9 0xEF90 CAN1 Message Ctrl. Reg. (msg. 9)
C1MCR9.RMTPND15 15 Remote Pending bit 15
C1MCR9.RMTPND14 14 Remote Pending bit 14
C1MCR9.TXRQ13 13 Transmit Request bit 13
C1MCR9.TXRQ12 12 Transmit Request bit 12
C1MCR9.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR9.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR9.NEWDAT9 9 New Data bit 9
C1MCR9.NEWDAT8 8 New Data bit 8
C1MCR9.MSGVAL7 7 Message Valid bit 7
C1MCR9.MSGVAL6 6 Message Valid bit 6
C1MCR9.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR9.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR9.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR9.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR9.INTPND1 1 Interrupt Pending bit 1
C1MCR9.INTPND0 0 Interrupt Pending bit 0
C1UAR9 0xEF92 CAN1 Upper Arbitration Reg. (msg. 9)
C1UAR9.ID20 15 Identifier bit 20
C1UAR9.ID19 14 Identifier bit 19
C1UAR9.ID18 13 Identifier bit 18
C1UAR9.ID17 12 Identifier bit 17
C1UAR9.ID16 11 Identifier bit 16
C1UAR9.ID15 10 Identifier bit 15
C1UAR9.ID14 9 Identifier bit 14
C1UAR9.ID13 8 Identifier bit 13
C1UAR9.ID28 7 Identifier bit 28
C1UAR9.ID27 6 Identifier bit 27
C1UAR9.ID26 5 Identifier bit 26
C1UAR9.ID25 4 Identifier bit 25
C1UAR9.ID24 3 Identifier bit 24
C1UAR9.ID23 2 Identifier bit 23
C1UAR9.ID22 1 Identifier bit 22
C1UAR9.ID21 0 Identifier bit 21
C1LAR9 0xEF94 CAN1 Lower Arbitration Reg. (msg. 9)
C1LAR9.ID4 15 Identifier bit 4
C1LAR9.ID3 14 Identifier bit 3
C1LAR9.ID2 13 Identifier bit 2
C1LAR9.ID1 12 Identifier bit 1
C1LAR9.ID0 11 Identifier bit 0
C1LAR9.ID12 7 Identifier bit 12
C1LAR9.ID11 6 Identifier bit 11
C1LAR9.ID10 5 Identifier bit 10
C1LAR9.ID9 4 Identifier bit 9
C1LAR9.ID8 3 Identifier bit 8
C1LAR9.ID7 2 Identifier bit 7
C1LAR9.ID6 1 Identifier bit 6
C1LAR9.ID5 0 Identifier bit 5
C1MCFG9 0xEF96 CAN1 Message Configuration Register (msg. 9)
C1MCFG9.DLC7 7 Data Length Code bit 7
C1MCFG9.DLC6 6 Data Length Code bit 6
C1MCFG9.DLC5 5 Data Length Code bit 5
C1MCFG9.DLC4 4 Data Length Code bit 4
C1MCFG9.DIR 3 Message Direction
C1MCFG9.XTD 2 Extended Identifier
C1MCRA 0xEFA0 CAN1 Message Ctrl. Reg. (msg. A)
C1MCRA.RMTPND15 15 Remote Pending bit 15
C1MCRA.RMTPND14 14 Remote Pending bit 14
C1MCRA.TXRQ13 13 Transmit Request bit 13
C1MCRA.TXRQ12 12 Transmit Request bit 12
C1MCRA.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRA.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRA.NEWDAT9 9 New Data bit 9
C1MCRA.NEWDAT8 8 New Data bit 8
C1MCRA.MSGVAL7 7 Message Valid bit 7
C1MCRA.MSGVAL6 6 Message Valid bit 6
C1MCRA.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRA.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRA.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRA.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRA.INTPND1 1 Interrupt Pending bit 1
C1MCRA.INTPND0 0 Interrupt Pending bit 0
C1UARA 0xEFA2 CAN1 Upper Arbitration Reg. (msg. A)
C1UARA.ID20 15 Identifier bit 20
C1UARA.ID19 14 Identifier bit 19
C1UARA.ID18 13 Identifier bit 18
C1UARA.ID17 12 Identifier bit 17
C1UARA.ID16 11 Identifier bit 16
C1UARA.ID15 10 Identifier bit 15
C1UARA.ID14 9 Identifier bit 14
C1UARA.ID13 8 Identifier bit 13
C1UARA.ID28 7 Identifier bit 28
C1UARA.ID27 6 Identifier bit 27
C1UARA.ID26 5 Identifier bit 26
C1UARA.ID25 4 Identifier bit 25
C1UARA.ID24 3 Identifier bit 24
C1UARA.ID23 2 Identifier bit 23
C1UARA.ID22 1 Identifier bit 22
C1UARA.ID21 0 Identifier bit 21
C1LARA 0xEFA4 CAN1 Lower Arbitration Reg. (msg. A)
C1LARA.ID4 15 Identifier bit 4
C1LARA.ID3 14 Identifier bit 3
C1LARA.ID2 13 Identifier bit 2
C1LARA.ID1 12 Identifier bit 1
C1LARA.ID0 11 Identifier bit 0
C1LARA.ID12 7 Identifier bit 12
C1LARA.ID11 6 Identifier bit 11
C1LARA.ID10 5 Identifier bit 10
C1LARA.ID9 4 Identifier bit 9
C1LARA.ID8 3 Identifier bit 8
C1LARA.ID7 2 Identifier bit 7
C1LARA.ID6 1 Identifier bit 6
C1LARA.ID5 0 Identifier bit 5
C1MCFGA 0xEFA6 CAN1 Message Configuration Register (msg. A)
C1MCFGA.DLC7 7 Data Length Code bit 7
C1MCFGA.DLC6 6 Data Length Code bit 6
C1MCFGA.DLC5 5 Data Length Code bit 5
C1MCFGA.DLC4 4 Data Length Code bit 4
C1MCFGA.DIR 3 Message Direction
C1MCFGA.XTD 2 Extended Identifier
C1MCRB 0xEFB0 CAN1 Message Ctrl. Reg. (msg. B)
C1MCRB.RMTPND15 15 Remote Pending bit 15
C1MCRB.RMTPND14 14 Remote Pending bit 14
C1MCRB.TXRQ13 13 Transmit Request bit 13
C1MCRB.TXRQ12 12 Transmit Request bit 12
C1MCRB.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRB.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRB.NEWDAT9 9 New Data bit 9
C1MCRB.NEWDAT8 8 New Data bit 8
C1MCRB.MSGVAL7 7 Message Valid bit 7
C1MCRB.MSGVAL6 6 Message Valid bit 6
C1MCRB.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRB.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRB.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRB.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRB.INTPND1 1 Interrupt Pending bit 1
C1MCRB.INTPND0 0 Interrupt Pending bit 0
C1UARB 0xEFB2 CAN1 Upper Arbitration Reg. (msg. B)
C1UARB.ID20 15 Identifier bit 20
C1UARB.ID19 14 Identifier bit 19
C1UARB.ID18 13 Identifier bit 18
C1UARB.ID17 12 Identifier bit 17
C1UARB.ID16 11 Identifier bit 16
C1UARB.ID15 10 Identifier bit 15
C1UARB.ID14 9 Identifier bit 14
C1UARB.ID13 8 Identifier bit 13
C1UARB.ID28 7 Identifier bit 28
C1UARB.ID27 6 Identifier bit 27
C1UARB.ID26 5 Identifier bit 26
C1UARB.ID25 4 Identifier bit 25
C1UARB.ID24 3 Identifier bit 24
C1UARB.ID23 2 Identifier bit 23
C1UARB.ID22 1 Identifier bit 22
C1UARB.ID21 0 Identifier bit 21
C1LARB 0xEFB4 CAN1 Lower Arbitration Reg. (msg. B)
C1LARB.ID4 15 Identifier bit 4
C1LARB.ID3 14 Identifier bit 3
C1LARB.ID2 13 Identifier bit 2
C1LARB.ID1 12 Identifier bit 1
C1LARB.ID0 11 Identifier bit 0
C1LARB.ID12 7 Identifier bit 12
C1LARB.ID11 6 Identifier bit 11
C1LARB.ID10 5 Identifier bit 10
C1LARB.ID9 4 Identifier bit 9
C1LARB.ID8 3 Identifier bit 8
C1LARB.ID7 2 Identifier bit 7
C1LARB.ID6 1 Identifier bit 6
C1LARB.ID5 0 Identifier bit 5
C1MCFGB 0xEFB6 CAN1 Message Configuration Register (msg. B)
C1MCFGB.DLC7 7 Data Length Code bit 7
C1MCFGB.DLC6 6 Data Length Code bit 6
C1MCFGB.DLC5 5 Data Length Code bit 5
C1MCFGB.DLC4 4 Data Length Code bit 4
C1MCFGB.DIR 3 Message Direction
C1MCFGB.XTD 2 Extended Identifier
C1MCRC 0xEFC0 CAN1 Message Ctrl. Reg. (msg. C)
C1MCRC.RMTPND15 15 Remote Pending bit 15
C1MCRC.RMTPND14 14 Remote Pending bit 14
C1MCRC.TXRQ13 13 Transmit Request bit 13
C1MCRC.TXRQ12 12 Transmit Request bit 12
C1MCRC.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRC.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRC.NEWDAT9 9 New Data bit 9
C1MCRC.NEWDAT8 8 New Data bit 8
C1MCRC.MSGVAL7 7 Message Valid bit 7
C1MCRC.MSGVAL6 6 Message Valid bit 6
C1MCRC.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRC.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRC.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRC.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRC.INTPND1 1 Interrupt Pending bit 1
C1MCRC.INTPND0 0 Interrupt Pending bit 0
C1UARC 0xEFC2 CAN1 Upper Arbitration Reg. (msg. C)
C1UARC.ID20 15 Identifier bit 20
C1UARC.ID19 14 Identifier bit 19
C1UARC.ID18 13 Identifier bit 18
C1UARC.ID17 12 Identifier bit 17
C1UARC.ID16 11 Identifier bit 16
C1UARC.ID15 10 Identifier bit 15
C1UARC.ID14 9 Identifier bit 14
C1UARC.ID13 8 Identifier bit 13
C1UARC.ID28 7 Identifier bit 28
C1UARC.ID27 6 Identifier bit 27
C1UARC.ID26 5 Identifier bit 26
C1UARC.ID25 4 Identifier bit 25
C1UARC.ID24 3 Identifier bit 24
C1UARC.ID23 2 Identifier bit 23
C1UARC.ID22 1 Identifier bit 22
C1UARC.ID21 0 Identifier bit 21
C1LARC 0xEFC4 CAN1 Lower Arbitration Reg. (msg. C)
C1LARC.ID4 15 Identifier bit 4
C1LARC.ID3 14 Identifier bit 3
C1LARC.ID2 13 Identifier bit 2
C1LARC.ID1 12 Identifier bit 1
C1LARC.ID0 11 Identifier bit 0
C1LARC.ID12 7 Identifier bit 12
C1LARC.ID11 6 Identifier bit 11
C1LARC.ID10 5 Identifier bit 10
C1LARC.ID9 4 Identifier bit 9
C1LARC.ID8 3 Identifier bit 8
C1LARC.ID7 2 Identifier bit 7
C1LARC.ID6 1 Identifier bit 6
C1LARC.ID5 0 Identifier bit 5
C1MCFGC 0xEFC6 CAN1 Message Configuration Register (msg. C)
C1MCFGC.DLC7 7 Data Length Code bit 7
C1MCFGC.DLC6 6 Data Length Code bit 6
C1MCFGC.DLC5 5 Data Length Code bit 5
C1MCFGC.DLC4 4 Data Length Code bit 4
C1MCFGC.DIR 3 Message Direction
C1MCFGC.XTD 2 Extended Identifier
C1MCRD 0xEFD0 CAN1 Message Ctrl. Reg. (msg. D)
C1MCRD.RMTPND15 15 Remote Pending bit 15
C1MCRD.RMTPND14 14 Remote Pending bit 14
C1MCRD.TXRQ13 13 Transmit Request bit 13
C1MCRD.TXRQ12 12 Transmit Request bit 12
C1MCRD.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRD.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRD.NEWDAT9 9 New Data bit 9
C1MCRD.NEWDAT8 8 New Data bit 8
C1MCRD.MSGVAL7 7 Message Valid bit 7
C1MCRD.MSGVAL6 6 Message Valid bit 6
C1MCRD.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRD.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRD.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRD.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRD.INTPND1 1 Interrupt Pending bit 1
C1MCRD.INTPND0 0 Interrupt Pending bit 0
C1UARD 0xEFD2 CAN1 Upper Arbitration Reg. (msg. D)
C1UARD.ID20 15 Identifier bit 20
C1UARD.ID19 14 Identifier bit 19
C1UARD.ID18 13 Identifier bit 18
C1UARD.ID17 12 Identifier bit 17
C1UARD.ID16 11 Identifier bit 16
C1UARD.ID15 10 Identifier bit 15
C1UARD.ID14 9 Identifier bit 14
C1UARD.ID13 8 Identifier bit 13
C1UARD.ID28 7 Identifier bit 28
C1UARD.ID27 6 Identifier bit 27
C1UARD.ID26 5 Identifier bit 26
C1UARD.ID25 4 Identifier bit 25
C1UARD.ID24 3 Identifier bit 24
C1UARD.ID23 2 Identifier bit 23
C1UARD.ID22 1 Identifier bit 22
C1UARD.ID21 0 Identifier bit 21
C1LARD 0xEFD4 CAN1 Lower Arbitration Reg. (msg. D)
C1LARD.ID4 15 Identifier bit 4
C1LARD.ID3 14 Identifier bit 3
C1LARD.ID2 13 Identifier bit 2
C1LARD.ID1 12 Identifier bit 1
C1LARD.ID0 11 Identifier bit 0
C1LARD.ID12 7 Identifier bit 12
C1LARD.ID11 6 Identifier bit 11
C1LARD.ID10 5 Identifier bit 10
C1LARD.ID9 4 Identifier bit 9
C1LARD.ID8 3 Identifier bit 8
C1LARD.ID7 2 Identifier bit 7
C1LARD.ID6 1 Identifier bit 6
C1LARD.ID5 0 Identifier bit 5
C1MCFGD 0xEFD6 CAN1 Message Configuration Register (msg. D)
C1MCFGD.DLC7 7 Data Length Code bit 7
C1MCFGD.DLC6 6 Data Length Code bit 6
C1MCFGD.DLC5 5 Data Length Code bit 5
C1MCFGD.DLC4 4 Data Length Code bit 4
C1MCFGD.DIR 3 Message Direction
C1MCFGD.XTD 2 Extended Identifier
C1MCRE 0xEFE0 CAN1 Message Ctrl. Reg. (msg. E)
C1MCRE.RMTPND15 15 Remote Pending bit 15
C1MCRE.RMTPND14 14 Remote Pending bit 14
C1MCRE.TXRQ13 13 Transmit Request bit 13
C1MCRE.TXRQ12 12 Transmit Request bit 12
C1MCRE.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRE.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRE.NEWDAT9 9 New Data bit 9
C1MCRE.NEWDAT8 8 New Data bit 8
C1MCRE.MSGVAL7 7 Message Valid bit 7
C1MCRE.MSGVAL6 6 Message Valid bit 6
C1MCRE.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRE.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRE.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRE.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRE.INTPND1 1 Interrupt Pending bit 1
C1MCRE.INTPND0 0 Interrupt Pending bit 0
C1UARE 0xEFE2 CAN1 Upper Arbitration Reg. (msg. E)
C1UARE.ID20 15 Identifier bit 20
C1UARE.ID19 14 Identifier bit 19
C1UARE.ID18 13 Identifier bit 18
C1UARE.ID17 12 Identifier bit 17
C1UARE.ID16 11 Identifier bit 16
C1UARE.ID15 10 Identifier bit 15
C1UARE.ID14 9 Identifier bit 14
C1UARE.ID13 8 Identifier bit 13
C1UARE.ID28 7 Identifier bit 28
C1UARE.ID27 6 Identifier bit 27
C1UARE.ID26 5 Identifier bit 26
C1UARE.ID25 4 Identifier bit 25
C1UARE.ID24 3 Identifier bit 24
C1UARE.ID23 2 Identifier bit 23
C1UARE.ID22 1 Identifier bit 22
C1UARE.ID21 0 Identifier bit 21
C1LARE 0xEFE4 CAN1 Lower Arbitration Reg. (msg. E)
C1LARE.ID4 15 Identifier bit 4
C1LARE.ID3 14 Identifier bit 3
C1LARE.ID2 13 Identifier bit 2
C1LARE.ID1 12 Identifier bit 1
C1LARE.ID0 11 Identifier bit 0
C1LARE.ID12 7 Identifier bit 12
C1LARE.ID11 6 Identifier bit 11
C1LARE.ID10 5 Identifier bit 10
C1LARE.ID9 4 Identifier bit 9
C1LARE.ID8 3 Identifier bit 8
C1LARE.ID7 2 Identifier bit 7
C1LARE.ID6 1 Identifier bit 6
C1LARE.ID5 0 Identifier bit 5
C1MCFGE 0xEFE6 CAN1 Message Configuration Register (msg. E)
C1MCFGE.DLC7 7 Data Length Code bit 7
C1MCFGE.DLC6 6 Data Length Code bit 6
C1MCFGE.DLC5 5 Data Length Code bit 5
C1MCFGE.DLC4 4 Data Length Code bit 4
C1MCFGE.DIR 3 Message Direction
C1MCFGE.XTD 2 Extended Identifier
C1MCRF 0xEFF0 CAN1 Message Ctrl. Reg. (msg. F)
C1MCRF.RMTPND15 15 Remote Pending bit 15
C1MCRF.RMTPND14 14 Remote Pending bit 14
C1MCRF.TXRQ13 13 Transmit Request bit 13
C1MCRF.TXRQ12 12 Transmit Request bit 12
C1MCRF.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRF.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRF.NEWDAT9 9 New Data bit 9
C1MCRF.NEWDAT8 8 New Data bit 8
C1MCRF.MSGVAL7 7 Message Valid bit 7
C1MCRF.MSGVAL6 6 Message Valid bit 6
C1MCRF.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRF.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRF.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRF.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRF.INTPND1 1 Interrupt Pending bit 1
C1MCRF.INTPND0 0 Interrupt Pending bit 0
C1UARF 0xEFF2 CAN1 Upper Arbitration Reg. (msg. F)
C1UARF.ID20 15 Identifier bit 20
C1UARF.ID19 14 Identifier bit 19
C1UARF.ID18 13 Identifier bit 18
C1UARF.ID17 12 Identifier bit 17
C1UARF.ID16 11 Identifier bit 16
C1UARF.ID15 10 Identifier bit 15
C1UARF.ID14 9 Identifier bit 14
C1UARF.ID13 8 Identifier bit 13
C1UARF.ID28 7 Identifier bit 28
C1UARF.ID27 6 Identifier bit 27
C1UARF.ID26 5 Identifier bit 26
C1UARF.ID25 4 Identifier bit 25
C1UARF.ID24 3 Identifier bit 24
C1UARF.ID23 2 Identifier bit 23
C1UARF.ID22 1 Identifier bit 22
C1UARF.ID21 0 Identifier bit 21
C1LARF 0xEFF4 CAN1 Lower Arbitration Reg. (msg. F)
C1LARF.ID4 15 Identifier bit 4
C1LARF.ID3 14 Identifier bit 3
C1LARF.ID2 13 Identifier bit 2
C1LARF.ID1 12 Identifier bit 1
C1LARF.ID0 11 Identifier bit 0
C1LARF.ID12 7 Identifier bit 12
C1LARF.ID11 6 Identifier bit 11
C1LARF.ID10 5 Identifier bit 10
C1LARF.ID9 4 Identifier bit 9
C1LARF.ID8 3 Identifier bit 8
C1LARF.ID7 2 Identifier bit 7
C1LARF.ID6 1 Identifier bit 6
C1LARF.ID5 0 Identifier bit 5
C1MCFGF 0xEFF6 CAN1 Message Configuration Register (msg. F)
C1MCFGF.DLC7 7 Data Length Code bit 7
C1MCFGF.DLC6 6 Data Length Code bit 6
C1MCFGF.DLC5 5 Data Length Code bit 5
C1MCFGF.DLC4 4 Data Length Code bit 4
C1MCFGF.DIR 3 Message Direction
C1MCFGF.XTD 2 Extended Identifier
PT0 0xF030 PWM Module Up/Down Counter 0
PT1 0xF032 PWM Module Up/Down Counter 1
PT2 0xF034 PWM Module Up/Down Counter 2
PT3 0xF036 PWM Module Up/Down Counter 3
PP0 0xF038 PWM Module Period Register 0
PP1 0xF03A PWM Module Period Register 1
PP2 0xF03C PWM Module Period Register 2
PP3 0xF03E PWM Module Period Register 3
T7 0xF050 CAPCOM Timer 7 Register
T8 0xF052 CAPCOM Timer 8 Register
T7REL 0xF054 CAPCOM Timer 7 Reload Register
T8REL 0xF056 CAPCOM Timer 8 Reload Register
IDPROG 0xF078 Programming Voltage Identifier Register
IDMEM 0xF07A On-chip Memory Identifier Register
IDCHIP 0xF07C Device Identifier Register
IDMANUF 0xF07E Manufacturer Identifier Register
ADDAT2 0xF0A0 A/D Converter 2 Result Register
ADDAT2.CHNR15 15 Channel Number bit 15
ADDAT2.CHNR14 14 Channel Number bit 14
ADDAT2.CHNR13 13 Channel Number bit 13
ADDAT2.CHNR12 12 Channel Number bit 12
ADDAT2.ADRES9 9 A/D Conversion Result bit 9
ADDAT2.ADRES8 8 A/D Conversion Result bit 8
ADDAT2.ADRES7 7 A/D Conversion Result bit 7
ADDAT2.ADRES6 6 A/D Conversion Result bit 6
ADDAT2.ADRES5 5 A/D Conversion Result bit 5
ADDAT2.ADRES4 4 A/D Conversion Result bit 4
ADDAT2.ADRES3 3 A/D Conversion Result bit 3
ADDAT2.ADRES2 2 A/D Conversion Result bit 2
ADDAT2.ADRES1 1 A/D Conversion Result bit 1
ADDAT2.ADRES0 0 A/D Conversion Result bit 0
PDCR 0xF0AA Port Driver Control Reg.
PDCR.NBPEC 4 Non-Bus Pins Edge Characteristic
PDCR.BIPEC 0 Bus Interface Pins Edge Characteristic
SSCTB 0xF0B0 SSC Transmit Buffer
SSCRB 0xF0B2 SSC Receive Buffer
SSCBR 0xF0B4 SSC Baudrate Register
DP0L 0xF100 P0L Direction Control Register
DP0L.DP0L7 7 Port direction register DP0L bit 7
DP0L.DP0L6 6 Port direction register DP0L bit 6
DP0L.DP0L5 5 Port direction register DP0L bit 5
DP0L.DP0L4 4 Port direction register DP0L bit 4
DP0L.DP0L3 3 Port direction register DP0L bit 3
DP0L.DP0L2 2 Port direction register DP0L bit 2
DP0L.DP0L1 1 Port direction register DP0L bit 1
DP0L.DP0L0 0 Port direction register DP0L bit 0
DP0H 0xF102 P0H Direction Control Register
DP0H.DP0H7 7 Port direction register DP0H bit 7
DP0H.DP0H6 6 Port direction register DP0H bit 6
DP0H.DP0H5 5 Port direction register DP0H bit 5
DP0H.DP0H4 4 Port direction register DP0H bit 4
DP0H.DP0H3 3 Port direction register DP0H bit 3
DP0H.DP0H2 2 Port direction register DP0H bit 2
DP0H.DP0H1 1 Port direction register DP0H bit 1
DP0H.DP0H0 0 Port direction register DP0H bit 0
DP1L 0xF104 P1L Direction Control Register
DP1L.DP1L7 7 Port direction register DP1L bit 7
DP1L.DP1L6 6 Port direction register DP1L bit 6
DP1L.DP1L5 5 Port direction register DP1L bit 5
DP1L.DP1L4 4 Port direction register DP1L bit 4
DP1L.DP1L3 3 Port direction register DP1L bit 3
DP1L.DP1L2 2 Port direction register DP1L bit 2
DP1L.DP1L1 1 Port direction register DP1L bit 1
DP1L.DP1L0 0 Port direction register DP1L bit 0
DP1H 0xF106 P1H Direction Control Register
DP1H.DP1H7 7 Port direction register DP1H bit 7
DP1H.DP1H6 6 Port direction register DP1H bit 6
DP1H.DP1H5 5 Port direction register DP1H bit 5
DP1H.DP1H4 4 Port direction register DP1H bit 4
DP1H.DP1H3 3 Port direction register DP1H bit 3
DP1H.DP1H2 2 Port direction register DP1H bit 2
DP1H.DP1H1 1 Port direction register DP1H bit 1
DP1H.DP1H0 0 Port direction register DP1H bit 0
RP0H 0xF108 System Startup Configuration Register (read only)
RP0H.CLKCFG7 7 Clock Generation Mode Configuration bit 7
RP0H.CLKCFG6 6 Clock Generation Mode Configuration bit 6
RP0H.CLKCFG5 5 Clock Generation Mode Configuration bit 5
RP0H.SALSEL4 4 Segment Address Line Selection bit 4
RP0H.SALSEL3 3 Segment Address Line Selection bit 3
RP0H.CSSEL2 2 Chip Select Line Selection bit 2
RP0H.CSSEL1 1 Chip Select Line Selection bit 1
RP0H.WRC 0 Write Configuration
CC16IC 0xF160 CAPCOM Register 16 Interrupt Ctrl. Reg.
CC16IC.CC16IR 7
CC16IC.CC16IE 6
CC16IC.ILVL5 5
CC16IC.ILVL4 4
CC16IC.ILVL3 3
CC16IC.ILVL2 2
CC16IC.GLVL1 1
CC16IC.GLVL0 0
CC17IC 0xF162 CAPCOM Register 17 Interrupt Ctrl. Reg.
CC17IC.CC17IR 7
CC17IC.CC17IE 6
CC17IC.ILVL5 5
CC17IC.ILVL4 4
CC17IC.ILVL3 3
CC17IC.ILVL2 2
CC17IC.GLVL1 1
CC17IC.GLVL0 0
CC18IC 0xF164 CAPCOM Register 18 Interrupt Ctrl. Reg.
CC18IC.CC18IR 7
CC18IC.CC18IE 6
CC18IC.ILVL5 5
CC18IC.ILVL4 4
CC18IC.ILVL3 3
CC18IC.ILVL2 2
CC18IC.GLVL1 1
CC18IC.GLVL0 0
CC19IC 0xF166 CAPCOM Register 19 Interrupt Ctrl. Reg.
CC19IC.CC19IR 7
CC19IC.CC19IE 6
CC19IC.ILVL5 5
CC19IC.ILVL4 4
CC19IC.ILVL3 3
CC19IC.ILVL2 2
CC19IC.GLVL1 1
CC19IC.GLVL0 0
CC20IC 0xF168 CAPCOM Register 20 Interrupt Ctrl. Reg.
CC20IC.CC20IR 7
CC20IC.CC20IE 6
CC20IC.ILVL5 5
CC20IC.ILVL4 4
CC20IC.ILVL3 3
CC20IC.ILVL2 2
CC20IC.GLVL1 1
CC20IC.GLVL0 0
CC21IC 0xF16A CAPCOM Register 21 Interrupt Ctrl. Reg.
CC21IC.CC21IR 7
CC21IC.CC21IE 6
CC21IC.ILVL5 5
CC21IC.ILVL4 4
CC21IC.ILVL3 3
CC21IC.ILVL2 2
CC21IC.GLVL1 1
CC21IC.GLVL0 0
CC22IC 0xF16C CAPCOM Register 22 Interrupt Ctrl. Reg.
CC22IC.CC22IR 7
CC22IC.CC22IE 6
CC22IC.ILVL5 5
CC22IC.ILVL4 4
CC22IC.ILVL3 3
CC22IC.ILVL2 2
CC22IC.GLVL1 1
CC22IC.GLVL0 0
CC23IC 0xF16E CAPCOM Register 23 Interrupt Ctrl. Reg.
CC23IC.CC23IR 7
CC23IC.CC23IE 6
CC23IC.ILVL5 5
CC23IC.ILVL4 4
CC23IC.ILVL3 3
CC23IC.ILVL2 2
CC23IC.GLVL1 1
CC23IC.GLVL0 0
CC24IC 0xF170 CAPCOM Register 24 Interrupt Ctrl. Reg.
CC24IC.CC24IR 7
CC24IC.CC24IE 6
CC24IC.ILVL5 5
CC24IC.ILVL4 4
CC24IC.ILVL3 3
CC24IC.ILVL2 2
CC24IC.GLVL1 1
CC24IC.GLVL0 0
CC25IC 0xF172 CAPCOM Register 25 Interrupt Ctrl. Reg.
CC25IC.CC25IR 7
CC25IC.CC25IE 6
CC25IC.ILVL5 5
CC25IC.ILVL4 4
CC25IC.ILVL3 3
CC25IC.ILVL2 2
CC25IC.GLVL1 1
CC25IC.GLVL0 0
CC26IC 0xF174 CAPCOM Register 26 Interrupt Ctrl. Reg.
CC26IC.CC26IR 7
CC26IC.CC26IE 6
CC26IC.ILVL5 5
CC26IC.ILVL4 4
CC26IC.ILVL3 3
CC26IC.ILVL2 2
CC26IC.GLVL1 1
CC26IC.GLVL0 0
CC27IC 0xF176 CAPCOM Register 27 Interrupt Ctrl. Reg.
CC27IC.CC27IR 7
CC27IC.CC27IE 6
CC27IC.ILVL5 5
CC27IC.ILVL4 4
CC27IC.ILVL3 3
CC27IC.ILVL2 2
CC27IC.GLVL1 1
CC27IC.GLVL0 0
CC28IC 0xF178 CAPCOM Register 28 Interrupt Ctrl. Reg.
CC28IC.CC28IR 7
CC28IC.CC28IE 6
CC28IC.ILVL5 5
CC28IC.ILVL4 4
CC28IC.ILVL3 3
CC28IC.ILVL2 2
CC28IC.GLVL1 1
CC28IC.GLVL0 0
T7IC 0xF17A CAPCOM Timer 7 Interrupt Ctrl. Reg.
T7IC.T7IR 7
T7IC.T7IE 6
T7IC.ILVL5 5
T7IC.ILVL4 4
T7IC.ILVL3 3
T7IC.ILVL2 2
T7IC.GLVL1 1
T7IC.GLVL0 0
T8IC 0xF17C CAPCOM Timer 8 Interrupt Ctrl. Reg.
T8IC.T8IR 7
T8IC.T8IE 6
T8IC.ILVL5 5
T8IC.ILVL4 4
T8IC.ILVL3 3
T8IC.ILVL2 2
T8IC.GLVL1 1
T8IC.GLVL0 0
PWMIC 0xF17E PWM Module Interrupt Control Register
PWMIC.PWMIR 7
PWMIC.PWMIE 6
PWMIC.ILVL5 5
PWMIC.ILVL4 4
PWMIC.ILVL3 3
PWMIC.ILVL2 2
PWMIC.GLVL1 1
PWMIC.GLVL0 0
CC29IC 0xF184 CAPCOM Register 29 Interrupt Ctrl. Reg.
CC29IC.CC29IR 7
CC29IC.CC29IE 6
CC29IC.ILVL5 5
CC29IC.ILVL4 4
CC29IC.ILVL3 3
CC29IC.ILVL2 2
CC29IC.GLVL1 1
CC29IC.GLVL0 0
XP0IC 0xF186 CAN1 Interrupt Control Register
XP0IC.XP0IR 7
XP0IC.XP0IE 6
CC30IC 0xF18C CAPCOM Register 30 Interrupt Ctrl. Reg.
CC30IC.CC30IR 7
CC30IC.CC30IE 6
CC30IC.ILVL5 5
CC30IC.ILVL4 4
CC30IC.ILVL3 3
CC30IC.ILVL2 2
CC30IC.GLVL1 1
CC30IC.GLVL0 0
XP1IC 0xF18E Unassigned Interrupt Control Register
XP1IC.XP1IR 7
XP1IC.XP1IE 6
CC31IC 0xF194 CAPCOM Register 31 Interrupt Ctrl. Reg.
CC31IC.CC31IR 7
CC31IC.CC31IE 6
CC31IC.ILVL5 5
CC31IC.ILVL4 4
CC31IC.ILVL3 3
CC31IC.ILVL2 2
CC31IC.GLVL1 1
CC31IC.GLVL0 0
XP2IC 0xF196 Unassigned Interrupt Control Register
XP2IC.XP2IR 7
XP2IC.XP2IE 6
S0TBIC 0xF19C Serial Channel 0 Transmit Buffer Interrupt Control Register
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
S0TBIC.ILVL5 5
S0TBIC.ILVL4 4
S0TBIC.ILVL3 3
S0TBIC.ILVL2 2
S0TBIC.GLVL1 1
S0TBIC.GLVL0 0
XP3IC 0xF19E PLL/OWD Interrupt Control Register
XP3IC.XP3IR 7
XP3IC.XP3IE 6
EXICON 0xF1C0 External Interrupt Control Register
EXICON.EXI7ES 7 External Interrupt 7 Edge Selection Field
EXICON.EXI6ES 6 External Interrupt 6 Edge Selection Field
EXICON.EXI5ES 5 External Interrupt 5 Edge Selection Field
EXICON.EXI4ES 4 External Interrupt 4 Edge Selection Field
EXICON.EXI3ES 3 External Interrupt 3 Edge Selection Field
EXICON.EXI2ES 2 External Interrupt 2 Edge Selection Field
EXICON.EXI1ES 1 External Interrupt 1 Edge Selection Field
EXICON.EXI0ES 0 External Interrupt 0 Edge Selection Field
ODP2 0xF1C2 Port 2 Open Drain Control Register
ODP2.ODP2_15 15 Port 2 Open Drain control register bit 15
ODP2.ODP2_14 14 Port 2 Open Drain control register bit 14
ODP2.ODP2_13 13 Port 2 Open Drain control register bit 13
ODP2.ODP2_12 12 Port 2 Open Drain control register bit 12
ODP2.ODP2_11 11 Port 2 Open Drain control register bit 11
ODP2.ODP2_10 10 Port 2 Open Drain control register bit 10
ODP2.ODP2_9 9 Port 2 Open Drain control register bit 9
ODP2.ODP2_8 8 Port 2 Open Drain control register bit 8
ODP2.ODP2_7 7 Port 2 Open Drain control register bit 7
ODP2.ODP2_6 6 Port 2 Open Drain control register bit 6
ODP2.ODP2_5 5 Port 2 Open Drain control register bit 5
ODP2.ODP2_4 4 Port 2 Open Drain control register bit 4
ODP2.ODP2_3 3 Port 2 Open Drain control register bit 3
ODP2.ODP2_2 2 Port 2 Open Drain control register bit 2
ODP2.ODP2_1 1 Port 2 Open Drain control register bit 1
ODP2.ODP2_0 0 Port 2 Open Drain control register bit 0
PICON 0xF1C4 Port Input Control Reg.
PICON.P8LIN 7 Port 8 Low Byte Input Level Selection
PICON.P7LIN 6 Port 7 Low Byte Input Level Selection
PICON.P6LIN 5 Port 6 Low Byte Input Level Selection
PICON.P3HIN 3 Port 3 High Byte Input Level Selection
PICON.P3LIN 2 Port 3 Low Byte Input Level Selection
PICON.P2HIN 1 Port 2 High Byte Input Level Selection
PICON.P2LIN 0 Port 2 Low Byte Input Level Selection
ODP3 0xF1C6 Port 3 Open Drain Control Register
ODP3.ODP3_13 13 Port 3 Open Drain control register bit 13
ODP3.ODP3_11 11 Port 3 Open Drain control register bit 11
ODP3.ODP3_10 10 Port 3 Open Drain control register bit 10
ODP3.ODP3_9 9 Port 3 Open Drain control register bit 9
ODP3.ODP3_8 8 Port 3 Open Drain control register bit 8
ODP3.ODP3_7 7 Port 3 Open Drain control register bit 7
ODP3.ODP3_6 6 Port 3 Open Drain control register bit 6
ODP3.ODP3_5 5 Port 3 Open Drain control register bit 5
ODP3.ODP3_4 4 Port 3 Open Drain control register bit 4
ODP3.ODP3_3 3 Port 3 Open Drain control register bit 3
ODP3.ODP3_2 2 Port 3 Open Drain control register bit 2
ODP3.ODP3_1 1 Port 3 Open Drain control register bit 1
ODP3.ODP3_0 0 Port 3 Open Drain control register bit 0
ODP6 0xF1CE Port 6 Open Drain Control Register
ODP6.ODP6_7 7 Port 6 Open Drain control register bit 7
ODP6.ODP6_6 6 Port 6 Open Drain control register bit 6
ODP6.ODP6_5 5 Port 6 Open Drain control register bit 5
ODP6.ODP6_4 4 Port 6 Open Drain control register bit 4
ODP6.ODP6_3 3 Port 6 Open Drain control register bit 3
ODP6.ODP6_2 2 Port 6 Open Drain control register bit 2
ODP6.ODP6_1 1 Port 6 Open Drain control register bit 1
ODP6.ODP6_0 0 Port 6 Open Drain control register bit 0
ODP7 0xF1D2 Port 7 Open Drain Control Register
ODP7.ODP7_7 7 Port 7 Open Drain control register bit 7
ODP7.ODP7_6 6 Port 7 Open Drain control register bit 6
ODP7.ODP7_5 5 Port 7 Open Drain control register bit 5
ODP7.ODP7_4 4 Port 7 Open Drain control register bit 4
ODP7.ODP7_3 3 Port 7 Open Drain control register bit 3
ODP7.ODP7_2 2 Port 7 Open Drain control register bit 2
ODP7.ODP7_1 1 Port 7 Open Drain control register bit 1
ODP7.ODP7_0 0 Port 7 Open Drain control register bit 0
ODP8 0xF1D6 Port 8 Open Drain Control Register
ODP8.ODP8_7 7 Port 8 Open Drain control register bit 7
ODP8.ODP8_6 6 Port 8 Open Drain control register bit 6
ODP8.ODP8_5 5 Port 8 Open Drain control register bit 5
ODP8.ODP8_4 4 Port 8 Open Drain control register bit 4
ODP8.ODP8_3 3 Port 8 Open Drain control register bit 3
ODP8.ODP8_2 2 Port 8 Open Drain control register bit 2
ODP8.ODP8_1 1 Port 8 Open Drain control register bit 1
ODP8.ODP8_0 0 Port 8 Open Drain control register bit 0
DPP0 0xFE00 CPU Data Page Pointer 0 Register (10 bits)
DPP0.DPP0PN9 9 Data Page Number of DPP0 bit 9
DPP0.DPP0PN8 8 Data Page Number of DPP0 bit 8
DPP0.DPP0PN7 7 Data Page Number of DPP0 bit 7
DPP0.DPP0PN6 6 Data Page Number of DPP0 bit 6
DPP0.DPP0PN5 5 Data Page Number of DPP0 bit 5
DPP0.DPP0PN4 4 Data Page Number of DPP0 bit 4
DPP0.DPP0PN3 3 Data Page Number of DPP0 bit 3
DPP0.DPP0PN2 2 Data Page Number of DPP0 bit 2
DPP0.DPP0PN1 1 Data Page Number of DPP0 bit 1
DPP0.DPP0PN0 0 Data Page Number of DPP0 bit 0
DPP1 0xFE02 CPU Data Page Pointer 1 Register (10 bits)
DPP1.DPP1PN9 9 Data Page Number of DPP1 bit 9
DPP1.DPP1PN8 8 Data Page Number of DPP1 bit 8
DPP1.DPP1PN7 7 Data Page Number of DPP1 bit 7
DPP1.DPP1PN6 6 Data Page Number of DPP1 bit 6
DPP1.DPP1PN5 5 Data Page Number of DPP1 bit 5
DPP1.DPP1PN4 4 Data Page Number of DPP1 bit 4
DPP1.DPP1PN3 3 Data Page Number of DPP1 bit 3
DPP1.DPP1PN2 2 Data Page Number of DPP1 bit 2
DPP1.DPP1PN1 1 Data Page Number of DPP1 bit 1
DPP1.DPP1PN0 0 Data Page Number of DPP1 bit 0
DPP2 0xFE04 CPU Data Page Pointer 2 Register (10 bits)
DPP2.DPP2PN9 9 Data Page Number of DPP2 bit 9
DPP2.DPP2PN8 8 Data Page Number of DPP2 bit 8
DPP2.DPP2PN7 7 Data Page Number of DPP2 bit 7
DPP2.DPP2PN6 6 Data Page Number of DPP2 bit 6
DPP2.DPP2PN5 5 Data Page Number of DPP2 bit 5
DPP2.DPP2PN4 4 Data Page Number of DPP2 bit 4
DPP2.DPP2PN3 3 Data Page Number of DPP2 bit 3
DPP2.DPP2PN2 2 Data Page Number of DPP2 bit 2
DPP2.DPP2PN1 1 Data Page Number of DPP2 bit 1
DPP2.DPP2PN0 0 Data Page Number of DPP2 bit 0
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10 bits)
DPP3.DPP3PN9 9 Data Page Number of DPP3 bit 9
DPP3.DPP3PN8 8 Data Page Number of DPP3 bit 8
DPP3.DPP3PN7 7 Data Page Number of DPP3 bit 7
DPP3.DPP3PN6 6 Data Page Number of DPP3 bit 6
DPP3.DPP3PN5 5 Data Page Number of DPP3 bit 5
DPP3.DPP3PN4 4 Data Page Number of DPP3 bit 4
DPP3.DPP3PN3 3 Data Page Number of DPP3 bit 3
DPP3.DPP3PN2 2 Data Page Number of DPP3 bit 2
DPP3.DPP3PN1 1 Data Page Number of DPP3 bit 1
DPP3.DPP3PN0 0 Data Page Number of DPP3 bit 0
CSP 0xFE08 CPU Code Segment Pointer Register (8 bits, not directly writeable)
CSP.SEGNR7 7 Segment Number 7
CSP.SEGNR6 6 Segment Number 6
CSP.SEGNR5 5 Segment Number 5
CSP.SEGNR4 4 Segment Number 4
CSP.SEGNR3 3 Segment Number 3
CSP.SEGNR2 2 Segment Number 2
CSP.SEGNR1 1 Segment Number 1
CSP.SEGNR0 0 Segment Number 0
MDH 0xFE0C Multiply/Divide High Reg.
MDH.MDH15 15
MDH.MDH14 14
MDH.MDH13 13
MDH.MDH12 12
MDH.MDH11 11
MDH.MDH10 10
MDH.MDH9 9
MDH.MDH8 8
MDH.MDH7 7
MDH.MDH6 6
MDH.MDH5 5
MDH.MDH4 4
MDH.MDH3 3
MDH.MDH2 2
MDH.MDH1 1
MDH.MDH0 0
MDL 0xFE0E Multiply/Divide Low Reg.
MDL.MDL15 15
MDL.MDL14 14
MDL.MDL13 13
MDL.MDL12 12
MDL.MDL11 11
MDL.MDL10 10
MDL.MDL9 9
MDL.MDL8 8
MDL.MDL7 7
MDL.MDL6 6
MDL.MDL5 5
MDL.MDL4 4
MDL.MDL3 3
MDL.MDL2 2
MDL.MDL1 1
MDL.MDL0 0
CP 0xFE10 CPU Context Pointer Register
CP.CP11 11 Modifiable portion of register CP bit 11
CP.CP10 10 Modifiable portion of register CP bit 10
CP.CP9 9 Modifiable portion of register CP bit 9
CP.CP8 8 Modifiable portion of register CP bit 8
CP.CP7 7 Modifiable portion of register CP bit 7
CP.CP6 6 Modifiable portion of register CP bit 6
CP.CP5 5 Modifiable portion of register CP bit 5
CP.CP4 4 Modifiable portion of register CP bit 4
CP.CP3 3 Modifiable portion of register CP bit 3
CP.CP2 2 Modifiable portion of register CP bit 2
CP.CP1 1 Modifiable portion of register CP bit 1
SP 0xFE12 CPU System Stack Pointer Register
SP.SP11 11 Modifiable portion of register SP bit 11
SP.SP10 10 Modifiable portion of register SP bit 10
SP.SP9 9 Modifiable portion of register SP bit 9
SP.SP8 8 Modifiable portion of register SP bit 8
SP.SP7 7 Modifiable portion of register SP bit 7
SP.SP6 6 Modifiable portion of register SP bit 6
SP.SP5 5 Modifiable portion of register SP bit 5
SP.SP4 4 Modifiable portion of register SP bit 4
SP.SP3 3 Modifiable portion of register SP bit 3
SP.SP2 2 Modifiable portion of register SP bit 2
SP.SP1 1 Modifiable portion of register SP bit 1
STKOV 0xFE14 CPU Stack Overflow Pointer Register
STKOV.STKOV11 11 Modifiable portion of register STKOV bit 11
STKOV.STKOV10 10 Modifiable portion of register STKOV bit 10
STKOV.STKOV9 9 Modifiable portion of register STKOV bit 9
STKOV.STKOV8 8 Modifiable portion of register STKOV bit 8
STKOV.STKOV7 7 Modifiable portion of register STKOV bit 7
STKOV.STKOV6 6 Modifiable portion of register STKOV bit 6
STKOV.STKOV5 5 Modifiable portion of register STKOV bit 5
STKOV.STKOV4 4 Modifiable portion of register STKOV bit 4
STKOV.STKOV3 3 Modifiable portion of register STKOV bit 3
STKOV.STKOV2 2 Modifiable portion of register STKOV bit 2
STKOV.STKOV1 1 Modifiable portion of register STKOV bit 1
STKUN 0xFE16 CPU Stack Underflow Pointer Register
STKUN.STKUN11 11 Modifiable portion of register STKUN bit 11
STKUN.STKUN10 10 Modifiable portion of register STKUN bit 10
STKUN.STKUN9 9 Modifiable portion of register STKUN bit 9
STKUN.STKUN8 8 Modifiable portion of register STKUN bit 8
STKUN.STKUN7 7 Modifiable portion of register STKUN bit 7
STKUN.STKUN6 6 Modifiable portion of register STKUN bit 6
STKUN.STKUN5 5 Modifiable portion of register STKUN bit 5
STKUN.STKUN4 4 Modifiable portion of register STKUN bit 4
STKUN.STKUN3 3 Modifiable portion of register STKUN bit 3
STKUN.STKUN2 2 Modifiable portion of register STKUN bit 2
STKUN.STKUN1 1 Modifiable portion of register STKUN bit 1
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL1.RGSAD15 15 Range Start Address bit 15
ADDRSEL1.RGSAD14 14 Range Start Address bit 14
ADDRSEL1.RGSAD13 13 Range Start Address bit 13
ADDRSEL1.RGSAD12 12 Range Start Address bit 12
ADDRSEL1.RGSAD11 11 Range Start Address bit 11
ADDRSEL1.RGSAD10 10 Range Start Address bit 10
ADDRSEL1.RGSAD9 9 Range Start Address bit 9
ADDRSEL1.RGSAD8 8 Range Start Address bit 8
ADDRSEL1.RGSAD7 7 Range Start Address bit 7
ADDRSEL1.RGSAD6 6 Range Start Address bit 6
ADDRSEL1.RGSAD5 5 Range Start Address bit 5
ADDRSEL1.RGSAD4 4 Range Start Address bit 4
ADDRSEL1.RGSZ3 3 Range Size Selection bit 3
ADDRSEL1.RGSZ2 2 Range Size Selection bit 2
ADDRSEL1.RGSZ1 1 Range Size Selection bit 1
ADDRSEL1.RGSZ0 0 Range Size Selection bit 0
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL2.RGSAD15 15 Range Start Address bit 15
ADDRSEL2.RGSAD14 14 Range Start Address bit 14
ADDRSEL2.RGSAD13 13 Range Start Address bit 13
ADDRSEL2.RGSAD12 12 Range Start Address bit 12
ADDRSEL2.RGSAD11 11 Range Start Address bit 11
ADDRSEL2.RGSAD10 10 Range Start Address bit 10
ADDRSEL2.RGSAD9 9 Range Start Address bit 9
ADDRSEL2.RGSAD8 8 Range Start Address bit 8
ADDRSEL2.RGSAD7 7 Range Start Address bit 7
ADDRSEL2.RGSAD6 6 Range Start Address bit 6
ADDRSEL2.RGSAD5 5 Range Start Address bit 5
ADDRSEL2.RGSAD4 4 Range Start Address bit 4
ADDRSEL2.RGSZ3 3 Range Size Selection bit 3
ADDRSEL2.RGSZ2 2 Range Size Selection bit 2
ADDRSEL2.RGSZ1 1 Range Size Selection bit 1
ADDRSEL2.RGSZ0 0 Range Size Selection bit 0
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL3.RGSAD15 15 Range Start Address bit 15
ADDRSEL3.RGSAD14 14 Range Start Address bit 14
ADDRSEL3.RGSAD13 13 Range Start Address bit 13
ADDRSEL3.RGSAD12 12 Range Start Address bit 12
ADDRSEL3.RGSAD11 11 Range Start Address bit 11
ADDRSEL3.RGSAD10 10 Range Start Address bit 10
ADDRSEL3.RGSAD9 9 Range Start Address bit 9
ADDRSEL3.RGSAD8 8 Range Start Address bit 8
ADDRSEL3.RGSAD7 7 Range Start Address bit 7
ADDRSEL3.RGSAD6 6 Range Start Address bit 6
ADDRSEL3.RGSAD5 5 Range Start Address bit 5
ADDRSEL3.RGSAD4 4 Range Start Address bit 4
ADDRSEL3.RGSZ3 3 Range Size Selection bit 3
ADDRSEL3.RGSZ2 2 Range Size Selection bit 2
ADDRSEL3.RGSZ1 1 Range Size Selection bit 1
ADDRSEL3.RGSZ0 0 Range Size Selection bit 0
ADDRSEL4 0xFE1E Address Select Register 4
ADDRSEL4.RGSAD15 15 Range Start Address bit 15
ADDRSEL4.RGSAD14 14 Range Start Address bit 14
ADDRSEL4.RGSAD13 13 Range Start Address bit 13
ADDRSEL4.RGSAD12 12 Range Start Address bit 12
ADDRSEL4.RGSAD11 11 Range Start Address bit 11
ADDRSEL4.RGSAD10 10 Range Start Address bit 10
ADDRSEL4.RGSAD9 9 Range Start Address bit 9
ADDRSEL4.RGSAD8 8 Range Start Address bit 8
ADDRSEL4.RGSAD7 7 Range Start Address bit 7
ADDRSEL4.RGSAD6 6 Range Start Address bit 6
ADDRSEL4.RGSAD5 5 Range Start Address bit 5
ADDRSEL4.RGSAD4 4 Range Start Address bit 4
ADDRSEL4.RGSZ3 3 Range Size Selection bit 3
ADDRSEL4.RGSZ2 2 Range Size Selection bit 2
ADDRSEL4.RGSZ1 1 Range Size Selection bit 1
ADDRSEL4.RGSZ0 0 Range Size Selection bit 0
PW0 0xFE30 PWM Module Pulse Width Register 0
PW1 0xFE32 PWM Module Pulse Width Register 1
PW2 0xFE34 PWM Module Pulse Width Register 2
PW3 0xFE36 PWM Module Pulse Width Register 3
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture/Reload Register
T0 0xFE50 CAPCOM Timer 0 Register
T1 0xFE52 CAPCOM Timer 1 Register
T0REL 0xFE54 CAPCOM Timer 0 Reload Register
T1REL 0xFE56 CAPCOM Timer 1 Reload Register
CC16 0xFE60 CAPCOM Register 16
CC17 0xFE62 CAPCOM Register 17
CC18 0xFE64 CAPCOM Register 18
CC19 0xFE66 CAPCOM Register 19
CC20 0xFE68 CAPCOM Register 20
CC21 0xFE6A CAPCOM Register 21
CC22 0xFE6C CAPCOM Register 22
CC23 0xFE6E CAPCOM Register 23
CC24 0xFE70 CAPCOM Register 24
CC25 0xFE72 CAPCOM Register 25
CC26 0xFE74 CAPCOM Register 26
CC27 0xFE76 CAPCOM Register 27
CC28 0xFE78 CAPCOM Register 28
CC29 0xFE7A CAPCOM Register 29
CC30 0xFE7C CAPCOM Register 30
CC31 0xFE7E CAPCOM Register 31
CC0 0xFE80 CAPCOM Register 0
CC1 0xFE82 CAPCOM Register 1
CC2 0xFE84 CAPCOM Register 2
CC3 0xFE86 CAPCOM Register 3
CC4 0xFE88 CAPCOM Register 4
CC5 0xFE8A CAPCOM Register 5
CC6 0xFE8C CAPCOM Register 6
CC7 0xFE8E CAPCOM Register 7
CC8 0xFE90 CAPCOM Register 8
CC9 0xFE92 CAPCOM Register 9
CC10 0xFE94 CAPCOM Register 10
CC11 0xFE96 CAPCOM Register 11
CC12 0xFE98 CAPCOM Register 12
CC13 0xFE9A CAPCOM Register 13
CC14 0xFE9C CAPCOM Register 14
CC15 0xFE9E CAPCOM Register 15
ADDAT 0xFEA0 A/D Converter Result Register
ADDAT.CHNR15 15 Channel Number bit 15
ADDAT.CHNR14 14 Channel Number bit 14
ADDAT.CHNR13 13 Channel Number bit 13
ADDAT.CHNR12 12 Channel Number bit 12
ADDAT.ADRES9 9 A/D Conversion Result bit 9
ADDAT.ADRES8 8 A/D Conversion Result bit 8
ADDAT.ADRES7 7 A/D Conversion Result bit 7
ADDAT.ADRES6 6 A/D Conversion Result bit 6
ADDAT.ADRES5 5 A/D Conversion Result bit 5
ADDAT.ADRES4 4 A/D Conversion Result bit 4
ADDAT.ADRES3 3 A/D Conversion Result bit 3
ADDAT.ADRES2 2 A/D Conversion Result bit 2
ADDAT.ADRES1 1 A/D Conversion Result bit 1
ADDAT.ADRES0 0 A/D Conversion Result bit 0
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 Transmit Buffer Register
S0RBUF 0xFEB2 Serial Channel 0 Receive Buffer Register (read only)
S0BG 0xFEB4 Serial Channel 0 Baud Rate Generator Reload Register
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC0.INC10 10 Increment Control bit 10
PECC0.INC9 9 Increment Control bit 9
PECC0.BWT 8 Byte/Word Transfer Selection
PECC0.COUNT7 7 PEC Transfer Count bit 7
PECC0.COUNT6 6 PEC Transfer Count bit 6
PECC0.COUNT5 5 PEC Transfer Count bit 5
PECC0.COUNT4 4 PEC Transfer Count bit 4
PECC0.COUNT3 3 PEC Transfer Count bit 3
PECC0.COUNT2 2 PEC Transfer Count bit 2
PECC0.COUNT1 1 PEC Transfer Count bit 1
PECC0.COUNT0 0 PEC Transfer Count bit 0
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC1.INC10 10 Increment Control bit 10
PECC1.INC9 9 Increment Control bit 9
PECC1.BWT 8 Byte/Word Transfer Selection
PECC1.COUNT7 7 PEC Transfer Count bit 7
PECC1.COUNT6 6 PEC Transfer Count bit 6
PECC1.COUNT5 5 PEC Transfer Count bit 5
PECC1.COUNT4 4 PEC Transfer Count bit 4
PECC1.COUNT3 3 PEC Transfer Count bit 3
PECC1.COUNT2 2 PEC Transfer Count bit 2
PECC1.COUNT1 1 PEC Transfer Count bit 1
PECC1.COUNT0 0 PEC Transfer Count bit 0
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC2.INC10 10 Increment Control bit 10
PECC2.INC9 9 Increment Control bit 9
PECC2.BWT 8 Byte/Word Transfer Selection
PECC2.COUNT7 7 PEC Transfer Count bit 7
PECC2.COUNT6 6 PEC Transfer Count bit 6
PECC2.COUNT5 5 PEC Transfer Count bit 5
PECC2.COUNT4 4 PEC Transfer Count bit 4
PECC2.COUNT3 3 PEC Transfer Count bit 3
PECC2.COUNT2 2 PEC Transfer Count bit 2
PECC2.COUNT1 1 PEC Transfer Count bit 1
PECC2.COUNT0 0 PEC Transfer Count bit 0
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC3.INC10 10 Increment Control bit 10
PECC3.INC9 9 Increment Control bit 9
PECC3.BWT 8 Byte/Word Transfer Selection
PECC3.COUNT7 7 PEC Transfer Count bit 7
PECC3.COUNT6 6 PEC Transfer Count bit 6
PECC3.COUNT5 5 PEC Transfer Count bit 5
PECC3.COUNT4 4 PEC Transfer Count bit 4
PECC3.COUNT3 3 PEC Transfer Count bit 3
PECC3.COUNT2 2 PEC Transfer Count bit 2
PECC3.COUNT1 1 PEC Transfer Count bit 1
PECC3.COUNT0 0 PEC Transfer Count bit 0
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC4.INC10 10 Increment Control bit 10
PECC4.INC9 9 Increment Control bit 9
PECC4.BWT 8 Byte/Word Transfer Selection
PECC4.COUNT7 7 PEC Transfer Count bit 7
PECC4.COUNT6 6 PEC Transfer Count bit 6
PECC4.COUNT5 5 PEC Transfer Count bit 5
PECC4.COUNT4 4 PEC Transfer Count bit 4
PECC4.COUNT3 3 PEC Transfer Count bit 3
PECC4.COUNT2 2 PEC Transfer Count bit 2
PECC4.COUNT1 1 PEC Transfer Count bit 1
PECC4.COUNT0 0 PEC Transfer Count bit 0
PECC5 0xFECA PEC Channel 5 Control Register
PECC5.INC10 10 Increment Control bit 10
PECC5.INC9 9 Increment Control bit 9
PECC5.BWT 8 Byte/Word Transfer Selection
PECC5.COUNT7 7 PEC Transfer Count bit 7
PECC5.COUNT6 6 PEC Transfer Count bit 6
PECC5.COUNT5 5 PEC Transfer Count bit 5
PECC5.COUNT4 4 PEC Transfer Count bit 4
PECC5.COUNT3 3 PEC Transfer Count bit 3
PECC5.COUNT2 2 PEC Transfer Count bit 2
PECC5.COUNT1 1 PEC Transfer Count bit 1
PECC5.COUNT0 0 PEC Transfer Count bit 0
PECC6 0xFECC PEC Channel 6 Control Register
PECC6.INC10 10 Increment Control bit 10
PECC6.INC9 9 Increment Control bit 9
PECC6.BWT 8 Byte/Word Transfer Selection
PECC6.COUNT7 7 PEC Transfer Count bit 7
PECC6.COUNT6 6 PEC Transfer Count bit 6
PECC6.COUNT5 5 PEC Transfer Count bit 5
PECC6.COUNT4 4 PEC Transfer Count bit 4
PECC6.COUNT3 3 PEC Transfer Count bit 3
PECC6.COUNT2 2 PEC Transfer Count bit 2
PECC6.COUNT1 1 PEC Transfer Count bit 1
PECC6.COUNT0 0 PEC Transfer Count bit 0
PECC7 0xFECE PEC Channel 7 Control Register
PECC7.INC10 10 Increment Control bit 10
PECC7.INC9 9 Increment Control bit 9
PECC7.BWT 8 Byte/Word Transfer Selection
PECC7.COUNT7 7 PEC Transfer Count bit 7
PECC7.COUNT6 6 PEC Transfer Count bit 6
PECC7.COUNT5 5 PEC Transfer Count bit 5
PECC7.COUNT4 4 PEC Transfer Count bit 4
PECC7.COUNT3 3 PEC Transfer Count bit 3
PECC7.COUNT2 2 PEC Transfer Count bit 2
PECC7.COUNT1 1 PEC Transfer Count bit 1
PECC7.COUNT0 0 PEC Transfer Count bit 0
P0L 0xFF00 Port 0 Low Register (Lower half of PORT0)
P0L.P0L7 7 Port data register P0L bit 7
P0L.P0L6 6 Port data register P0L bit 6
P0L.P0L5 5 Port data register P0L bit 5
P0L.P0L4 4 Port data register P0L bit 4
P0L.P0L3 3 Port data register P0L bit 3
P0L.P0L2 2 Port data register P0L bit 2
P0L.P0L1 1 Port data register P0L bit 1
P0L.P0L0 0 Port data register P0L bit 0
P0H 0xFF02 Port 0 High Register (Upper half of PORT0)
P0H.P0H7 7 Port data register P0H bit 7
P0H.P0H6 6 Port data register P0H bit 6
P0H.P0H5 5 Port data register P0H bit 5
P0H.P0H4 4 Port data register P0H bit 4
P0H.P0H3 3 Port data register P0H bit 3
P0H.P0H2 2 Port data register P0H bit 2
P0H.P0H1 1 Port data register P0H bit 1
P0H.P0H0 0 Port data register P0H bit 0
P1L 0xFF04 Port 1 Low Register (Lower half of PORT1)
P1L.P1L7 7 Port data register P1L bit 7
P1L.P1L6 6 Port data register P1L bit 6
P1L.P1L5 5 Port data register P1L bit 5
P1L.P1L4 4 Port data register P1L bit 4
P1L.P1L3 3 Port data register P1L bit 3
P1L.P1L2 2 Port data register P1L bit 2
P1L.P1L1 1 Port data register P1L bit 1
P1L.P1L0 0 Port data register P1L bit 0
P1H 0xFF06 Port 1 High Register (Upper half of PORT1)
P1H.P1H7 7 Port data register P1H bit 7
P1H.P1H6 6 Port data register P1H bit 6
P1H.P1H5 5 Port data register P1H bit 5
P1H.P1H4 4 Port data register P1H bit 4
P1H.P1H3 3 Port data register P1H bit 3
P1H.P1H2 2 Port data register P1H bit 2
P1H.P1H1 1 Port data register P1H bit 1
P1H.P1H0 0 Port data register P1H bit 0
BUSCON0 0xFF0C Bus Configuration Register 0
BUSCON0.CSWEN0 15 Write Chip Select Enable
BUSCON0.CSREN0 14 Read Chip Select Enable
BUSCON0.RDYEN0 12 READY Input Enable
BUSCON0.BUSACT0 10 Bus Active Control
BUSCON0.ALECTL0 9 ALE Lengthening Control
BUSCON0.BTYP7 7 External Bus Configuration bit 7
BUSCON0.BTYP6 6 External Bus Configuration bit 6
BUSCON0.MTTC0 5 Memory Tristate Time Control
BUSCON0.RWDC0 4 Read/Write Delay Control for BUSCON
BUSCON0.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON0.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON0.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON0.MCTC0 0 Memory Cycle Time Control bit 0
MDC 0xFF0E CPU Multiply Divide Control Register
MDC.MDRIU 4 Multiply/Divide Register In Use
PSW 0xFF10 CPU Program Status Word
PSW.ILVL15 15 ILVL15 - Interrupt and EBC Control Fields
PSW.ILVL14 14 ILVL14 - Interrupt and EBC Control Fields
PSW.ILVL13 13 ILVL13 - Interrupt and EBC Control Fields
PSW.ILVL12 12 ILVL12 - Interrupt and EBC Control Fields
PSW.IEN 11 IEN - Interrupt and EBC Control Fields
PSW.HLDEN 10 HLDEN - Interrupt and EBC Control Fields
PSW.USR0 6 User General Purpose Flag
PSW.MULIP 5 Multiplication/Division In Progress
PSW.E 4 End of Table Flag
PSW.Z 3 Zero Flag
PSW.V 2 Overflow Result
PSW.C 1 Carry Flag
PSW.N 0 Negative Result
SYSCON 0xFF12 CPU System Configuration Register
SYSCON.STKSZ15 15 System Stack Size bit 15
SYSCON.STKSZ14 14 System Stack Size bit 14
SYSCON.STKSZ13 13 System Stack Size bit 13
SYSCON.ROMS1 12 Internal ROM Mapping
SYSCON.SGTDIS 11 Segmentation Disable/Enable Control
SYSCON.ROMEN 10 Internal ROM Enable
SYSCON.BYTDIS 9 Disable/Enable Control for Pin BHE
SYSCON.CLKEN 8 System Clock Output Enable
SYSCON.WRCFG 7 Write Configuration Control
SYSCON.CSCFG 6 Chip Select Configuration Control
SYSCON.OWDDIS 4 Oscillator Watchdog Disable Bit
SYSCON.BDRSTEN 3 Bidirectional Reset Enable Bit
SYSCON.XPEN 2 XBUS Peripheral Enable Bit
SYSCON.VISIBLE 1 Visible Mode Control
SYSCON.XPER_SHARE 0 XBUS Peripheral Share Mode Control
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON1.CSWEN1 15 Write Chip Select Enable
BUSCON1.CSREN1 14 Read Chip Select Enable
BUSCON1.RDYEN1 12 READY Input Enable
BUSCON1.BUSACT1 10 Bus Active Control
BUSCON1.ALECTL1 9 ALE Lengthening Control
BUSCON1.BTYP7 7 External Bus Configuration bit 7
BUSCON1.BTYP6 6 External Bus Configuration bit 6
BUSCON1.MTTC1 5 Memory Tristate Time Control
BUSCON1.RWDC1 4 Read/Write Delay Control for BUSCON
BUSCON1.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON1.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON1.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON1.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON2.CSWEN2 15 Write Chip Select Enable
BUSCON2.CSREN2 14 Read Chip Select Enable
BUSCON2.RDYEN2 12 READY Input Enable
BUSCON2.BUSACT2 10 Bus Active Control
BUSCON2.ALECTL2 9 ALE Lengthening Control
BUSCON2.BTYP7 7 External Bus Configuration bit 7
BUSCON2.BTYP6 6 External Bus Configuration bit 6
BUSCON2.MTTC2 5 Memory Tristate Time Control
BUSCON2.RWDC2 4 Read/Write Delay Control for BUSCON
BUSCON2.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON2.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON2.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON2.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON3.CSWEN3 15 Write Chip Select Enable
BUSCON3.CSREN3 14 Read Chip Select Enable
BUSCON3.RDYEN3 12 READY Input Enable
BUSCON3.BUSACT3 10 Bus Active Control
BUSCON3.ALECTL3 9 ALE Lengthening Control
BUSCON3.BTYP7 7 External Bus Configuration bit 7
BUSCON3.BTYP6 6 External Bus Configuration bit 6
BUSCON3.MTTC3 5 Memory Tristate Time Control
BUSCON3.RWDC3 4 Read/Write Delay Control for BUSCON
BUSCON3.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON3.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON3.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON3.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON4 0xFF1A Bus Configuration Register 4
BUSCON4.CSWEN4 15 Write Chip Select Enable
BUSCON4.CSREN4 14 Read Chip Select Enable
BUSCON4.RDYEN4 12 READY Input Enable
BUSCON4.BUSACT4 10 Bus Active Control
BUSCON4.ALECTL4 9 ALE Lengthening Control
BUSCON4.BTYP7 7 External Bus Configuration bit 7
BUSCON4.BTYP6 6 External Bus Configuration bit 6
BUSCON4.MTTC4 5 Memory Tristate Time Control
BUSCON4.RWDC4 4 Read/Write Delay Control for BUSCON
BUSCON4.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON4.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON4.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON4.MCTC0 0 Memory Cycle Time Control bit 0
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
T78CON 0xFF20 CAPCOM Timer 7 and 8 Control Register
T78CON.T8R 14 Timer/Counter 8 Run Control
T78CON.T8M 11 Timer/Counter 8 Mode Selection
T78CON.T8I10 10 Timer/Counter 8 Input Selection bit 10
T78CON.T8I9 9 Timer/Counter 8 Input Selection bit 9
T78CON.T8I8 8 Timer/Counter 8 Input Selection bit 8
T78CON.T7R 6 Timer/Counter 7 Run Control
T78CON.T7M 3 Timer/Counter 7 Mode Selection
T78CON.T7I2 2 Timer/Counter 7 Input Selection bit 2
T78CON.T7I1 1 Timer/Counter 7 Input Selection bit 1
T78CON.T7I0 0 Timer/Counter 7 Input Selection bit 0
CCM4 0xFF22 CAPCOM Mode Control Register 4
CCM4.ACC19 15 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD19_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM4.CCMOD19_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM4.CCMOD19_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM4.ACC18 11 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD18_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM4.CCMOD18_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM4.CCMOD18_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM4.ACC17 7 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD17_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM4.CCMOD17_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM4.CCMOD17_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM4.ACC16 3 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD16_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM4.CCMOD16_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM4.CCMOD16_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM5 0xFF24 CAPCOM Mode Control Register 5
CCM5.ACC23 15 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD23_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM5.CCMOD23_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM5.CCMOD23_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM5.ACC22 11 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD22_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM5.CCMOD22_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM5.CCMOD22_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM5.ACC21 7 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD21_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM5.CCMOD21_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM5.CCMOD21_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM5.ACC20 3 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD20_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM5.CCMOD20_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM5.CCMOD20_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM6 0xFF26 CAPCOM Mode Control Register 6
CCM6.ACC27 15 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD27_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM6.CCMOD27_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM6.CCMOD27_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM6.ACC26 11 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD26_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM6.CCMOD26_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM6.CCMOD26_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM6.ACC25 7 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD25_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM6.CCMOD25_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM6.CCMOD25_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM6.ACC24 3 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD24_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM6.CCMOD24_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM6.CCMOD24_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM7 0xFF28 CAPCOM Mode Control Register 7
CCM7.ACC31 15 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD31_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM7.CCMOD31_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM7.CCMOD31_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM7.ACC30 11 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD30_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM7.CCMOD30_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM7.CCMOD30_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM7.ACC29 7 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD29_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM7.CCMOD29_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM7.CCMOD29_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM7.ACC28 3 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD28_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM7.CCMOD28_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM7.CCMOD28_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
PWMCON0 0xFF30 PWM Control Register 0
PWMCON0.PIR3 15 PWM Channel 3 Interrupt Request Flag
PWMCON0.PIR2 14 PWM Channel 2 Interrupt Request Flag
PWMCON0.PIR1 13 PWM Channel 1 Interrupt Request Flag
PWMCON0.PIR0 12 PWM Channel 0 Interrupt Request Flag
PWMCON0.PIE3 11 PWM Channel 3 Interrupt Enable Flag
PWMCON0.PIE2 10 PWM Channel 2 Interrupt Enable Flag
PWMCON0.PIE1 9 PWM Channel 1 Interrupt Enable Flag
PWMCON0.PIE0 8 PWM Channel 0 Interrupt Enable Flag
PWMCON0.PTI3 7 PWM Timer 3 Input Clock Selection
PWMCON0.PTI2 6 PWM Timer 2 Input Clock Selection
PWMCON0.PTI1 5 PWM Timer 1 Input Clock Selection
PWMCON0.PTI0 4 PWM Timer 0 Input Clock Selection
PWMCON0.PTR3 3 PWM Timer 3 Run Control Bit
PWMCON0.PTR2 2 PWM Timer 2 Run Control Bit
PWMCON0.PTR1 1 PWM Timer 1 Run Control Bit
PWMCON0.PTR0 0 PWM Timer 0 Run Control Bit
PWMCON1 0xFF32 PWM Control Register 1
PWMCON1.PS3 15 PWM Channel 3 Single Shot Mode Control Bit
PWMCON1.PS2 14 PWM Channel 2 Single Shot Mode Control Bit
PWMCON1.PB01 12 PWM Channel 0/1 Burst Mode Control Bit
PWMCON1.PM3 7 PWM Channel 3 Mode Control Bit
PWMCON1.PM2 6 PWM Channel 2 Mode Control Bit
PWMCON1.PM1 5 PWM Channel 1 Mode Control Bit
PWMCON1.PM0 4 PWM Channel 0 Mode Control Bit
PWMCON1.PEN3 3 PWM Channel 3 Output Enable Bit
PWMCON1.PEN2 2 PWM Channel 2 Output Enable Bit
PWMCON1.PEN1 1 PWM Channel 1 Output Enable Bit
PWMCON1.PEN0 0 PWM Channel 0 Output Enable Bit
T2CON 0xFF40 GPT1 Timer 2 Control Register
T2CON.T2UDE 8 Timer 2 External Up/Down Enable
T2CON.T2UD 7 Timer 2 Up/Down Control
T2CON.T2R 6 Timer 2 Run Bit
T2CON.T2M5 5 Timer 2 Mode Control bit 5
T2CON.T2M4 4 Timer 2 Mode Control bit 4
T2CON.T2M3 3 Timer 2 Mode Control bit 3
T2CON.T2I2 2 Timer 2 Input Selection bit 2
T2CON.T2I1 1 Timer 2 Input Selection bit 1
T2CON.T2I0 0 Timer 2 Input Selection bit 0
T3CON 0xFF42 GPT1 Timer 3 Control Register
T3CON.T3OTL 10 Timer 3 Output Toggle Latch
T3CON.T3OE 9 Alternate Output Function Enable
T3CON.T3UDE 8 Timer 3 External Up/Down Enable
T3CON.T3UD 7 Timer 3 Up/Down Control
T3CON.T3R 6 Timer 3 Run Bit
T3CON.T3M5 5 Timer 3 Mode Control bit 5
T3CON.T3M4 4 Timer 3 Mode Control bit 4
T3CON.T3M3 3 Timer 3 Mode Control bit 3
T3CON.T3I2 2 Timer 3 Input Selection bit 2
T3CON.T3I1 1 Timer 3 Input Selection bit 1
T3CON.T3I0 0 Timer 3 Input Selection bit 0
T4CON 0xFF44 GPT1 Timer 4 Control Register
T4CON.T4UDE 8 Timer 4 External Up/Down Enable
T4CON.T4UD 7 Timer 4 Up/Down Control
T4CON.T4R 6 Timer 4 Run Bit
T4CON.T4M5 5 Timer 4 Mode Control bit 5
T4CON.T4M4 4 Timer 4 Mode Control bit 4
T4CON.T4M3 3 Timer 4 Mode Control bit 3
T4CON.T4I2 2 Timer 4 Input Selection bit 2
T4CON.T4I1 1 Timer 4 Input Selection bit 1
T4CON.T4I0 0 Timer 4 Input Selection bit 0
T5CON 0xFF46 GPT2 Timer 5 Control Register
T5CON.T5SC 15 Timer 5 Capture Mode Enable
T5CON.T5CLR 14 Timer 5 Clear Bit
T5CON.CI13 13 Register CAPREL Capture Trigger Selection bit 13
T5CON.CI12 12 Register CAPREL Capture Trigger Selection bit 12
T5CON.CT3 10 Timer 3 Capture Trigger Enable
T5CON.T5UDE 8 Timer 5 External Up/Down Enable
T5CON.T5UD 7 Timer 5 Up / Down Control
T5CON.T5R 6 Timer 5 Run Bit
T5CON.T5M5 5 Timer 5 Mode Control bit 5
T5CON.T5M4 4 Timer 5 Mode Control bit 4
T5CON.T5M3 3 Timer 5 Mode Control bit 3
T5CON.T5I2 2 Timer 5 Input Selection bit 2
T5CON.T5I1 1 Timer 5 Input Selection bit 1
T5CON.T5I0 0 Timer 5 Input Selection bit 0
T6CON 0xFF48 GPT2 Timer 6 Control Register
T6CON.T6SR 15 Timer 6 Reload Mode Enable
T6CON.T6OTL 10 Timer 6 Output Toggle Latch
T6CON.T6OE 9 Alternate Output Function Enable
T6CON.T6UDE 8 Timer 6 External Up/Down Enable
T6CON.T6UD 7 Timer 6 Up/Down Control
T6CON.T6R 6 Timer 6 Run Bit
T6CON.T6M5 5 Timer 6 Mode Control bit 5
T6CON.T6M4 4 Timer 6 Mode Control bit 4
T6CON.T6M3 3 Timer 6 Mode Control bit 3
T6CON.T6I2 2 Timer 6 Input Selection bit 2
T6CON.T6I1 1 Timer 6 Input Selection bit 1
T6CON.T6I0 0 Timer 6 Input Selection bit 0
T01CON 0xFF50 CAPCOM Timer 0 and Timer 1 Ctrl. Reg.
T01CON.T1R 14 Timer/Counter 1 Run Control
T01CON.T1M 11 Timer/Counter 1 Mode Selection
T01CON.T1I10 10 Timer/Counter 1 Input Selection bit 10
T01CON.T1I9 9 Timer/Counter 1 Input Selection bit 9
T01CON.T1I8 8 Timer/Counter 1 Input Selection bit 8
T01CON.T0R 6 Timer/Counter 0 Run Control
T01CON.T0M 3 Timer/Counter 0 Mode Selection
T01CON.T0I2 2 Timer/Counter 0 Input Selection bit 2
T01CON.T0I1 1 Timer/Counter 0 Input Selection bit 1
T01CON.T0I0 0 Timer/Counter 0 Input Selection bit 0
CCM0 0xFF52 CAPCOM Mode Control Register 0
CCM0.ACC3 15 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD3_14 14 Mode Selection for Capture/Compare Register CC0 bit 14
CCM0.CCMOD3_13 13 Mode Selection for Capture/Compare Register CC0 bit 13
CCM0.CCMOD3_12 12 Mode Selection for Capture/Compare Register CC0 bit 12
CCM0.ACC2 11 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD2_10 10 Mode Selection for Capture/Compare Register CC0 bit 10
CCM0.CCMOD2_9 9 Mode Selection for Capture/Compare Register CC0 bit 9
CCM0.CCMOD2_8 8 Mode Selection for Capture/Compare Register CC0 bit 8
CCM0.ACC1 7 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD1_6 6 Mode Selection for Capture/Compare Register CC0 bit 6
CCM0.CCMOD1_5 5 Mode Selection for Capture/Compare Register CC0 bit 5
CCM0.CCMOD1_4 4 Mode Selection for Capture/Compare Register CC0 bit 4
CCM0.ACC0 3 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD0_2 2 Mode Selection for Capture/Compare Register CC0 bit 2
CCM0.CCMOD0_1 1 Mode Selection for Capture/Compare Register CC0 bit 1
CCM0.CCMOD0_0 0 Mode Selection for Capture/Compare Register CC0 bit 0
CCM1 0xFF54 CAPCOM Mode Control Register 1
CCM1.ACC7 15 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD7_14 14 Mode Selection for Capture/Compare Register CC1 bit 14
CCM1.CCMOD7_13 13 Mode Selection for Capture/Compare Register CC1 bit 13
CCM1.CCMOD7_12 12 Mode Selection for Capture/Compare Register CC1 bit 12
CCM1.ACC6 11 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD6_10 10 Mode Selection for Capture/Compare Register CC1 bit 10
CCM1.CCMOD6_9 9 Mode Selection for Capture/Compare Register CC1 bit 9
CCM1.CCMOD6_8 8 Mode Selection for Capture/Compare Register CC1 bit 8
CCM1.ACC5 7 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD5_6 6 Mode Selection for Capture/Compare Register CC1 bit 6
CCM1.CCMOD5_5 5 Mode Selection for Capture/Compare Register CC1 bit 5
CCM1.CCMOD5_4 4 Mode Selection for Capture/Compare Register CC1 bit 4
CCM1.ACC4 3 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD4_2 2 Mode Selection for Capture/Compare Register CC1 bit 2
CCM1.CCMOD4_1 1 Mode Selection for Capture/Compare Register CC1 bit 1
CCM1.CCMOD4_0 0 Mode Selection for Capture/Compare Register CC1 bit 0
CCM2 0xFF56 CAPCOM Mode Control Register 2
CCM2.ACC11 15 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD11_14 14 Mode Selection for Capture/Compare Register CC2 bit 14
CCM2.CCMOD11_13 13 Mode Selection for Capture/Compare Register CC2 bit 13
CCM2.CCMOD11_12 12 Mode Selection for Capture/Compare Register CC2 bit 12
CCM2.ACC10 11 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD10_10 10 Mode Selection for Capture/Compare Register CC2 bit 10
CCM2.CCMOD10_9 9 Mode Selection for Capture/Compare Register CC2 bit 9
CCM2.CCMOD10_8 8 Mode Selection for Capture/Compare Register CC2 bit 8
CCM2.ACC9 7 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD9_6 6 Mode Selection for Capture/Compare Register CC2 bit 6
CCM2.CCMOD9_5 5 Mode Selection for Capture/Compare Register CC2 bit 5
CCM2.CCMOD9_4 4 Mode Selection for Capture/Compare Register CC2 bit 4
CCM2.ACC8 3 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD8_2 2 Mode Selection for Capture/Compare Register CC2 bit 2
CCM2.CCMOD8_1 1 Mode Selection for Capture/Compare Register CC2 bit 1
CCM2.CCMOD8_0 0 Mode Selection for Capture/Compare Register CC2 bit 0
CCM3 0xFF58 CAPCOM Mode Control Register 3
CCM3.ACC15 15 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD15_14 14 Mode Selection for Capture/Compare Register CC3 bit 14
CCM3.CCMOD15_13 13 Mode Selection for Capture/Compare Register CC3 bit 13
CCM3.CCMOD15_12 12 Mode Selection for Capture/Compare Register CC3 bit 12
CCM3.ACC14 11 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD14_10 10 Mode Selection for Capture/Compare Register CC3 bit 10
CCM3.CCMOD14_9 9 Mode Selection for Capture/Compare Register CC3 bit 9
CCM3.CCMOD14_8 8 Mode Selection for Capture/Compare Register CC3 bit 8
CCM3.ACC13 7 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD13_6 6 Mode Selection for Capture/Compare Register CC3 bit 6
CCM3.CCMOD13_5 5 Mode Selection for Capture/Compare Register CC3 bit 5
CCM3.CCMOD13_4 4 Mode Selection for Capture/Compare Register CC3 bit 4
CCM3.ACC12 3 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD12_2 2 Mode Selection for Capture/Compare Register CC3 bit 2
CCM3.CCMOD12_1 1 Mode Selection for Capture/Compare Register CC3 bit 1
CCM3.CCMOD12_0 0 Mode Selection for Capture/Compare Register CC3 bit 0
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T2IC.T2IR 7
T2IC.T2IE 6
T2IC.ILVL5 5
T2IC.ILVL4 4
T2IC.ILVL3 3
T2IC.ILVL2 2
T2IC.GLVL1 1
T2IC.GLVL0 0
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T3IC.T3IR 7
T3IC.T3IE 6
T3IC.ILVL5 5
T3IC.ILVL4 4
T3IC.ILVL3 3
T3IC.ILVL2 2
T3IC.GLVL1 1
T3IC.GLVL0 0
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T4IC.T4IR 7
T4IC.T4IE 6
T4IC.ILVL5 5
T4IC.ILVL4 4
T4IC.ILVL3 3
T4IC.ILVL2 2
T4IC.GLVL1 1
T4IC.GLVL0 0
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T5IC.T5IR 7
T5IC.T5IE 6
T5IC.ILVL5 5
T5IC.ILVL4 4
T5IC.ILVL3 3
T5IC.ILVL2 2
T5IC.GLVL1 1
T5IC.GLVL0 0
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
T6IC.T6IR 7
T6IC.T6IE 6
T6IC.ILVL5 5
T6IC.ILVL4 4
T6IC.ILVL3 3
T6IC.ILVL2 2
T6IC.GLVL1 1
T6IC.GLVL0 0
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
CRIC.CRIR 7
CRIC.CRIE 6
CRIC.ILVL5 5
CRIC.ILVL4 4
CRIC.ILVL3 3
CRIC.ILVL2 2
CRIC.GLVL1 1
CRIC.GLVL0 0
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0TIC.S0TIR 7
S0TIC.S0TIE 6
S0TIC.ILVL5 5
S0TIC.ILVL4 4
S0TIC.ILVL3 3
S0TIC.ILVL2 2
S0TIC.GLVL1 1
S0TIC.GLVL0 0
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Register
S0RIC.S0RIR 7
S0RIC.S0RIE 6
S0RIC.ILVL5 5
S0RIC.ILVL4 4
S0RIC.ILVL3 3
S0RIC.ILVL2 2
S0RIC.GLVL1 1
S0RIC.GLVL0 0
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Ctrl. Reg.
S0EIC.S0EIR 7
S0EIC.S0EIE 6
S0EIC.ILVL5 5
S0EIC.ILVL4 4
S0EIC.ILVL3 3
S0EIC.ILVL2 2
S0EIC.GLVL1 1
S0EIC.GLVL0 0
SSCTIC 0xFF72 SSC Transmit Interrupt Control Register
SSCTIC.SSCTIR 7
SSCTIC.SSCTIE 6
SSCTIC.ILVL5 5
SSCTIC.ILVL4 4
SSCTIC.ILVL3 3
SSCTIC.ILVL2 2
SSCTIC.GLVL1 1
SSCTIC.GLVL0 0
SSCRIC 0xFF74 SSC Receive Interrupt Control Register
SSCRIC.SSCRIR 7
SSCRIC.SSCRIE 6
SSCRIC.ILVL5 5
SSCRIC.ILVL4 4
SSCRIC.ILVL3 3
SSCRIC.ILVL2 2
SSCRIC.GLVL1 1
SSCRIC.GLVL0 0
SSCEIC 0xFF76 SSC Error Interrupt Control Register
SSCEIC.SSCEIR 7
SSCEIC.SSCEIE 6
SSCEIC.ILVL5 5
SSCEIC.ILVL4 4
SSCEIC.ILVL3 3
SSCEIC.ILVL2 2
SSCEIC.GLVL1 1
SSCEIC.GLVL0 0
CC0IC 0xFF78 CAPCOM Register 0 Interrupt Ctrl. Reg.
CC0IC.CC0IR 7
CC0IC.CC0IE 6
CC0IC.ILVL5 5
CC0IC.ILVL4 4
CC0IC.ILVL3 3
CC0IC.ILVL2 2
CC0IC.GLVL1 1
CC0IC.GLVL0 0
CC1IC 0xFF7A CAPCOM Register 1 Interrupt Ctrl. Reg.
CC1IC.CC1IR 7
CC1IC.CC1IE 6
CC1IC.ILVL5 5
CC1IC.ILVL4 4
CC1IC.ILVL3 3
CC1IC.ILVL2 2
CC1IC.GLVL1 1
CC1IC.GLVL0 0
CC2IC 0xFF7C CAPCOM Register 2 Interrupt Ctrl. Reg.
CC2IC.CC2IR 7
CC2IC.CC2IE 6
CC2IC.ILVL5 5
CC2IC.ILVL4 4
CC2IC.ILVL3 3
CC2IC.ILVL2 2
CC2IC.GLVL1 1
CC2IC.GLVL0 0
CC3IC 0xFF7E CAPCOM Register 3 Interrupt Ctrl. Reg.
CC3IC.CC3IR 7
CC3IC.CC3IE 6
CC3IC.ILVL5 5
CC3IC.ILVL4 4
CC3IC.ILVL3 3
CC3IC.ILVL2 2
CC3IC.GLVL1 1
CC3IC.GLVL0 0
CC4IC 0xFF80 CAPCOM Register 4 Interrupt Ctrl. Reg.
CC4IC.CC4IR 7
CC4IC.CC4IE 6
CC4IC.ILVL5 5
CC4IC.ILVL4 4
CC4IC.ILVL3 3
CC4IC.ILVL2 2
CC4IC.GLVL1 1
CC4IC.GLVL0 0
CC5IC 0xFF82 CAPCOM Register 5 Interrupt Ctrl. Reg.
CC5IC.CC5IR 7
CC5IC.CC5IE 6
CC5IC.ILVL5 5
CC5IC.ILVL4 4
CC5IC.ILVL3 3
CC5IC.ILVL2 2
CC5IC.GLVL1 1
CC5IC.GLVL0 0
CC6IC 0xFF84 CAPCOM Register 6Interrupt Ctrl. Reg.
CC6IC.CC6IR 7
CC6IC.CC6IE 6
CC6IC.ILVL5 5
CC6IC.ILVL4 4
CC6IC.ILVL3 3
CC6IC.ILVL2 2
CC6IC.GLVL1 1
CC6IC.GLVL0 0
CC7IC 0xFF86 CAPCOM Register 7 Interrupt Ctrl. Reg.
CC7IC.CC7IR 7
CC7IC.CC7IE 6
CC7IC.ILVL5 5
CC7IC.ILVL4 4
CC7IC.ILVL3 3
CC7IC.ILVL2 2
CC7IC.GLVL1 1
CC7IC.GLVL0 0
CC8IC 0xFF88 CAPCOM Register 8 Interrupt Ctrl. Reg.
CC8IC.CC8IR 7
CC8IC.CC8IE 6
CC8IC.ILVL5 5
CC8IC.ILVL4 4
CC8IC.ILVL3 3
CC8IC.ILVL2 2
CC8IC.GLVL1 1
CC8IC.GLVL0 0
CC9IC 0xFF8A CAPCOM Register 9 Interrupt Ctrl. Reg.
CC9IC.CC9IR 7
CC9IC.CC9IE 6
CC9IC.ILVL5 5
CC9IC.ILVL4 4
CC9IC.ILVL3 3
CC9IC.ILVL2 2
CC9IC.GLVL1 1
CC9IC.GLVL0 0
CC10IC 0xFF8C CAPCOM Register 10 Interrupt Ctrl. Reg.
CC10IC.CC10IR 7
CC10IC.CC10IE 6
CC10IC.ILVL5 5
CC10IC.ILVL4 4
CC10IC.ILVL3 3
CC10IC.ILVL2 2
CC10IC.GLVL1 1
CC10IC.GLVL0 0
CC11IC 0xFF8E CAPCOM Register 11 Interrupt Ctrl. Reg.
CC11IC.CC11IR 7
CC11IC.CC11IE 6
CC11IC.ILVL5 5
CC11IC.ILVL4 4
CC11IC.ILVL3 3
CC11IC.ILVL2 2
CC11IC.GLVL1 1
CC11IC.GLVL0 0
CC12IC 0xFF90 CAPCOM Register 12 Interrupt Ctrl. Reg.
CC12IC.CC12IR 7
CC12IC.CC12IE 6
CC12IC.ILVL5 5
CC12IC.ILVL4 4
CC12IC.ILVL3 3
CC12IC.ILVL2 2
CC12IC.GLVL1 1
CC12IC.GLVL0 0
CC13IC 0xFF92 CAPCOM Register 13 Interrupt Ctrl. Reg.
CC13IC.CC13IR 7
CC13IC.CC13IE 6
CC13IC.ILVL5 5
CC13IC.ILVL4 4
CC13IC.ILVL3 3
CC13IC.ILVL2 2
CC13IC.GLVL1 1
CC13IC.GLVL0 0
CC14IC 0xFF94 CAPCOM Register 14 Interrupt Ctrl. Reg.
CC14IC.CC14IR 7
CC14IC.CC14IE 6
CC14IC.ILVL5 5
CC14IC.ILVL4 4
CC14IC.ILVL3 3
CC14IC.ILVL2 2
CC14IC.GLVL1 1
CC14IC.GLVL0 0
CC15IC 0xFF96 CAPCOM Register 15 Interrupt Ctrl. Reg.
CC15IC.CC15IR 7
CC15IC.CC15IE 6
CC15IC.ILVL5 5
CC15IC.ILVL4 4
CC15IC.ILVL3 3
CC15IC.ILVL2 2
CC15IC.GLVL1 1
CC15IC.GLVL0 0
ADCIC 0xFF98 A/D Converter End of Conversion Interrupt Control Register
ADCIC.ADCIR 7
ADCIC.ADCIE 6
ADCIC.ILVL5 5
ADCIC.ILVL4 4
ADCIC.ILVL3 3
ADCIC.ILVL2 2
ADCIC.GLVL1 1
ADCIC.GLVL0 0
ADEIC 0xFF9A A/D Converter Overrun Error Interrupt Control Register
ADEIC.ADEIR 7
ADEIC.ADEIE 6
ADEIC.ILVL5 5
ADEIC.ILVL4 4
ADEIC.ILVL3 3
ADEIC.ILVL2 2
ADEIC.GLVL1 1
ADEIC.GLVL0 0
T0IC 0xFF9C CAPCOM Timer 0 Interrupt Ctrl. Reg.
T0IC.T0IR 7
T0IC.T0IE 6
T0IC.ILVL5 5
T0IC.ILVL4 4
T0IC.ILVL3 3
T0IC.ILVL2 2
T0IC.GLVL1 1
T0IC.GLVL0 0
T1IC 0xFF9E CAPCOM Timer 1 Interrupt Ctrl. Reg.
T1IC.T1IR 7
T1IC.T1IE 6
T1IC.ILVL5 5
T1IC.ILVL4 4
T1IC.ILVL3 3
T1IC.ILVL2 2
T1IC.GLVL1 1
T1IC.GLVL0 0
ADCON 0xFFA0 A/D Converter Control Register
ADCON.ADCTC15 15 ADC Conversion Time Control bit 15
ADCON.ADCTC14 14 ADC Conversion Time Control bit 14
ADCON.ADSTC13 13 ADC Sample Time Control bit 13
ADCON.ADSTC12 12 ADC Sample Time Control bit 12
ADCON.ADCRQ 11 ADC Channel Injection Request Flag
ADCON.ADCIN 10 ADC Channel Injection Enable
ADCON.ADWR 9 ADC Wait for Read Control
ADCON.ADBSY 8 ADC Busy Flag
ADCON.ADST 7 ADC Start Bit
ADCON.ADM5 5 ADC Mode Selection bit 5
ADCON.ADM4 4 ADC Mode Selection bit 4
ADCON.ADCH3 3 ADC Analog Channel Input Selection bit 3
ADCON.ADCH2 2 ADC Analog Channel Input Selection bit 2
ADCON.ADCH1 1 ADC Analog Channel Input Selection bit 1
ADCON.ADCH0 0 ADC Analog Channel Input Selection bit 0
P5 0xFFA2 Port 5 Register (read only)
P5.P5_15 15 Port data register P5 bit 15
P5.P5_14 14 Port data register P5 bit 14
P5.P5_13 13 Port data register P5 bit 13
P5.P5_12 12 Port data register P5 bit 12
P5.P5_11 11 Port data register P5 bit 11
P5.P5_10 10 Port data register P5 bit 10
P5.P5_9 9 Port data register P5 bit 9
P5.P5_8 8 Port data register P5 bit 8
P5.P5_7 7 Port data register P5 bit 7
P5.P5_6 6 Port data register P5 bit 6
P5.P5_5 5 Port data register P5 bit 5
P5.P5_4 4 Port data register P5 bit 4
P5.P5_3 3 Port data register P5 bit 3
P5.P5_2 2 Port data register P5 bit 2
P5.P5_1 1 Port data register P5 bit 1
P5.P5_0 0 Port data register P5 bit 0
P5DIDIS 0xFFA4 Port 5 Digital Inp.Disable Reg.
P5DIDIS.P5D15 15 Port 5 Bit 15 Digital Input Control
P5DIDIS.P5D14 14 Port 5 Bit 14 Digital Input Control
P5DIDIS.P5D13 13 Port 5 Bit 13 Digital Input Control
P5DIDIS.P5D12 12 Port 5 Bit 12 Digital Input Control
P5DIDIS.P5D11 11 Port 5 Bit 11 Digital Input Control
P5DIDIS.P5D10 10 Port 5 Bit 10 Digital Input Control
P5DIDIS.P5D9 9 Port 5 Bit 9 Digital Input Control
P5DIDIS.P5D8 8 Port 5 Bit 8 Digital Input Control
P5DIDIS.P5D7 7 Port 5 Bit 7 Digital Input Control
P5DIDIS.P5D6 6 Port 5 Bit 6 Digital Input Control
P5DIDIS.P5D5 5 Port 5 Bit 5 Digital Input Control
P5DIDIS.P5D4 4 Port 5 Bit 4 Digital Input Control
P5DIDIS.P5D3 3 Port 5 Bit 3 Digital Input Control
P5DIDIS.P5D2 2 Port 5 Bit 2 Digital Input Control
P5DIDIS.P5D1 1 Port 5 Bit 1 Digital Input Control
P5DIDIS.P5D0 0 Port 5 Bit 0 Digital Input Control
TFR 0xFFAC Trap Flag Register
TFR.NMI 15 Non Maskable Interrupt Flag
TFR.STKOF 14 Stack Overflow Flag
TFR.STKUF 13 Stack Underflow Flag
TFR.UNDOPC 7 Undefined Opcode Flag
TFR.PRTFLT 3 Protection Fault Flag
TFR.ILLOPA 2 Illegal Word Operand Access Flag
TFR.ILLINA 1 Illegal Instruction Access Flag
TFR.ILLBUS 0 Illegal External Bus Access Flag
WDTCON 0xFFAE Watchdog Timer Control Register
WDTCON.WDTREL15 15 Watchdog Timer Reload Value bit 15
WDTCON.WDTREL14 14 Watchdog Timer Reload Value bit 14
WDTCON.WDTREL13 13 Watchdog Timer Reload Value bit 13
WDTCON.WDTREL12 12 Watchdog Timer Reload Value bit 12
WDTCON.WDTREL11 11 Watchdog Timer Reload Value bit 11
WDTCON.WDTREL10 10 Watchdog Timer Reload Value bit 10
WDTCON.WDTREL9 9 Watchdog Timer Reload Value bit 9
WDTCON.WDTREL8 8 Watchdog Timer Reload Value bit 8
WDTCON.LHWR 4 Long Hardware Reset Indication Flag
WDTCON.SHWR 3 Short Hardware Reset Indication Flag
WDTCON.SWR 2 Software Reset Indication Flag
WDTCON.WDTR 1 Watchdog Timer Reset Indication Flag
WDTCON.WDTIN 0 Watchdog Timer Input Frequency Select
S0CON 0xFFB0 Serial Channel 0 Control Register
S0CON.S0R 15 Baudrate Generator Run Bit
S0CON.S0LB 14 LoopBack Mode Enable Bit
S0CON.S0BRS 13 Baudrate Selection Bit
S0CON.S0ODD 12 Parity Selection Bit
S0CON.S0OE 10 Overrun Error Flag
S0CON.S0FE 9 Framing Error Flag
S0CON.S0PE 8 Parity Error Flag
S0CON.S0OEN 7 Overrun Check Enable Bit
S0CON.S0FEN 6 Framing Check Enable Bit
S0CON.S0PEN 5 Parity Check Enable Bit
S0CON.S0REN 4 Receiver Enable Bit
S0CON.S0STP 3 Number of Stop Bits Selection
S0CON.S0M2 2 ASC0 Mode Control bit 2
S0CON.S0M1 1 ASC0 Mode Control bit 1
S0CON.S0M0 0 ASC0 Mode Control bit 0
SSCCON 0xFFB2 SSC Control Register
P2 0xFFC0 Port 2 Register
P2.P2_15 15 Port data register P2 bit 15
P2.P2_14 14 Port data register P2 bit 14
P2.P2_13 13 Port data register P2 bit 13
P2.P2_12 12 Port data register P2 bit 12
P2.P2_11 11 Port data register P2 bit 11
P2.P2_10 10 Port data register P2 bit 10
P2.P2_9 9 Port data register P2 bit 9
P2.P2_8 8 Port data register P2 bit 8
P2.P2_7 7 Port data register P2 bit 7
P2.P2_6 6 Port data register P2 bit 6
P2.P2_5 5 Port data register P2 bit 5
P2.P2_4 4 Port data register P2 bit 4
P2.P2_3 3 Port data register P2 bit 3
P2.P2_2 2 Port data register P2 bit 2
P2.P2_1 1 Port data register P2 bit 1
P2.P2_0 0 Port data register P2 bit 0
DP2 0xFFC2 Port 2 Direction Control Register
DP2.DP2_15 15 Port direction register DP2 bit 15
DP2.DP2_14 14 Port direction register DP2 bit 14
DP2.DP2_13 13 Port direction register DP2 bit 13
DP2.DP2_12 12 Port direction register DP2 bit 12
DP2.DP2_11 11 Port direction register DP2 bit 11
DP2.DP2_10 10 Port direction register DP2 bit 10
DP2.DP2_9 9 Port direction register DP2 bit 9
DP2.DP2_8 8 Port direction register DP2 bit 8
DP2.DP2_7 7 Port direction register DP2 bit 7
DP2.DP2_6 6 Port direction register DP2 bit 6
DP2.DP2_5 5 Port direction register DP2 bit 5
DP2.DP2_4 4 Port direction register DP2 bit 4
DP2.DP2_3 3 Port direction register DP2 bit 3
DP2.DP2_2 2 Port direction register DP2 bit 2
DP2.DP2_1 1 Port direction register DP2 bit 1
DP2.DP2_0 0 Port direction register DP2 bit 0
P3 0xFFC4 Port 3 Register
P3.P3_15 15 Port data register P3 bit 15
P3.P3_13 13 Port data register P3 bit 13
P3.P3_12 12 Port data register P3 bit 12
P3.P3_11 11 Port data register P3 bit 11
P3.P3_10 10 Port data register P3 bit 10
P3.P3_9 9 Port data register P3 bit 9
P3.P3_8 8 Port data register P3 bit 8
P3.P3_7 7 Port data register P3 bit 7
P3.P3_6 6 Port data register P3 bit 6
P3.P3_5 5 Port data register P3 bit 5
P3.P3_4 4 Port data register P3 bit 4
P3.P3_3 3 Port data register P3 bit 3
P3.P3_2 2 Port data register P3 bit 2
P3.P3_1 1 Port data register P3 bit 1
P3.P3_0 0 Port data register P3 bit 0
DP3 0xFFC6 Port 3 Direction Control Register
DP3.DP3_15 15 Port direction register DP3 bit 15
DP3.DP3_13 13 Port direction register DP3 bit 13
DP3.DP3_12 12 Port direction register DP3 bit 12
DP3.DP3_11 11 Port direction register DP3 bit 11
DP3.DP3_10 10 Port direction register DP3 bit 10
DP3.DP3_9 9 Port direction register DP3 bit 9
DP3.DP3_8 8 Port direction register DP3 bit 8
DP3.DP3_7 7 Port direction register DP3 bit 7
DP3.DP3_6 6 Port direction register DP3 bit 6
DP3.DP3_5 5 Port direction register DP3 bit 5
DP3.DP3_4 4 Port direction register DP3 bit 4
DP3.DP3_3 3 Port direction register DP3 bit 3
DP3.DP3_2 2 Port direction register DP3 bit 2
DP3.DP3_1 1 Port direction register DP3 bit 1
DP3.DP3_0 0 Port direction register DP3 bit 0
P4 0xFFC8 Port 4 Register (7 bits)
P4.P4_7 7 Port data register P4 bit 7
P4.P4_6 6 Port data register P4 bit 6
P4.P4_5 5 Port data register P4 bit 5
P4.P4_4 4 Port data register P4 bit 4
P4.P4_3 3 Port data register P4 bit 3
P4.P4_2 2 Port data register P4 bit 2
P4.P4_1 1 Port data register P4 bit 1
P4.P4_0 0 Port data register P4 bit 0
DP4 0xFFCA Port 4 Direction Control Register
DP4.DP4_7 7 Port direction register DP4 bit 7
DP4.DP4_6 6 Port direction register DP4 bit 6
DP4.DP4_5 5 Port direction register DP4 bit 5
DP4.DP4_4 4 Port direction register DP4 bit 4
DP4.DP4_3 3 Port direction register DP4 bit 3
DP4.DP4_2 2 Port direction register DP4 bit 2
DP4.DP4_1 1 Port direction register DP4 bit 1
DP4.DP4_0 0 Port direction register DP4 bit 0
P6 0xFFCC Port 6 Register (8 bits)
P6.P6_7 7 Port data register P6 bit 7
P6.P6_6 6 Port data register P6 bit 6
P6.P6_5 5 Port data register P6 bit 5
P6.P6_4 4 Port data register P6 bit 4
P6.P6_3 3 Port data register P6 bit 3
P6.P6_2 2 Port data register P6 bit 2
P6.P6_1 1 Port data register P6 bit 1
P6.P6_0 0 Port data register P6 bit 0
DP6 0xFFCE Port 6 Direction Control Register
DP6.DP6_7 7 Port direction register DP6 bit 7
DP6.DP6_6 6 Port direction register DP6 bit 6
DP6.DP6_5 5 Port direction register DP6 bit 5
DP6.DP6_4 4 Port direction register DP6 bit 4
DP6.DP6_3 3 Port direction register DP6 bit 3
DP6.DP6_2 2 Port direction register DP6 bit 2
DP6.DP6_1 1 Port direction register DP6 bit 1
DP6.DP6_0 0 Port direction register DP6 bit 0
P7 0xFFD0 Port 7 Register (8 bits)
P7.P7_7 7 Port data register P7 bit 7
P7.P7_6 6 Port data register P7 bit 6
P7.P7_5 5 Port data register P7 bit 5
P7.P7_4 4 Port data register P7 bit 4
P7.P7_3 3 Port data register P7 bit 3
P7.P7_2 2 Port data register P7 bit 2
P7.P7_1 1 Port data register P7 bit 1
P7.P7_0 0 Port data register P7 bit 0
DP7 0xFFD2 Port 7 Direction Control Register
DP7.DP7_7 7 Port direction register DP7 bit 7
DP7.DP7_6 6 Port direction register DP7 bit 6
DP7.DP7_5 5 Port direction register DP7 bit 5
DP7.DP7_4 4 Port direction register DP7 bit 4
DP7.DP7_3 3 Port direction register DP7 bit 3
DP7.DP7_2 2 Port direction register DP7 bit 2
DP7.DP7_1 1 Port direction register DP7 bit 1
DP7.DP7_0 0 Port direction register DP7 bit 0
P8 0xFFD4 Port 8 Register (8 bits)
P8.P8_7 7 Port data register P8 bit 7
P8.P8_6 6 Port data register P8 bit 6
P8.P8_5 5 Port data register P8 bit 5
P8.P8_4 4 Port data register P8 bit 4
P8.P8_3 3 Port data register P8 bit 3
P8.P8_2 2 Port data register P8 bit 2
P8.P8_1 1 Port data register P8 bit 1
P8.P8_0 0 Port data register P8 bit 0
DP8 0xFFD6 Port 8 Direction Control Register
DP8.DP8_7 7 Port direction register DP8 bit 7
DP8.DP8_6 6 Port direction register DP8 bit 6
DP8.DP8_5 5 Port direction register DP8 bit 5
DP8.DP8_4 4 Port direction register DP8 bit 4
DP8.DP8_3 3 Port direction register DP8 bit 3
DP8.DP8_2 2 Port direction register DP8 bit 2
DP8.DP8_1 1 Port direction register DP8 bit 1
DP8.DP8_0 0 Port direction register DP8 bit 0
.ST10R172L
; 6994.pdf
; ST10R172LT1, ST10R172LT6
; MEMORY MAP
area DATA MEM_INT 0x0000:0x8000
area DATA MEM_EXT 0x8000:0xEF00
area DATA FSR_XSSP 0xEF00:0xF000
area DATA E_SFR 0xF000:0xF200
area DATA RAM 0xFA00:0xFE00
area DATA FSR 0xFE00:0x10000
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMITRAP 0x0008 NMITRAP Non-Maskable Interrupt (Class A Hardware Traps)
entry STOTRAP 0x0010 STOTRAP Stack Overflow (Class A Hardware Traps)
entry STUTRAP 0x0018 STUTRAP Stack Underflow (Class A Hardware Traps)
entry BTRAP 0x0028 BTRAP Class B Hardware Traps
entry CC8INT 0x0060 External Interrupt 0
entry CC9INT 0x0064 External Interrupt 1
entry CC10INT 0x0068 External Interrupt 2
entry CC11INT 0x006C External Interrupt 3
entry T2INT 0x0088 GPT1 Timer 2
entry T3INT 0x008C GPT1 Timer 3
entry T4INT 0x0090 GPT1 Timer 4
entry T5INT 0x0094 GPT2 Timer 5
entry T6INT 0x0098 GPT2 Timer 6
entry CRINT 0x009C GPT2 CAPREL Reg.
entry S0TINT 0x00A8 ASC0 Transmit
entry S0RINT 0x00AC ASC0 Receive
entry S0EINT 0x00B0 ASC0 Error
entry PWMINT 0x00FC PWM Channel 3
entry XP1INT 0x0104 SSP Interrupt
entry XP3INT 0x010C PLL Unlock
entry S0TBINT 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
SSPCON0 0xEF00 SSP Control Register 0
SSPCON1 0xEF02 SSP Control Register 1
SSPRTB 0xEF04 SSP Receive/Transmit Buffer
SSPTBH 0xEF06 SSP Transmit Buffer High
PP3 0xF03E PWM Module Period Register 3
IDPROG 0xF078 Programming Voltage Identifier Register
IDMEM 0xF07A On-chip Memory Identifier Register
IDCHIP 0xF07C Device Identifier Register
IDMANUF 0xF07E Manufacturer/Process Identifier Register
DP0L 0xF100 P0L Direction Control Register
DP0H 0xF102 P0H Direction Control Register
DP1L 0xF104 P1L Direction Control Register
DP1H 0xF106 P1H Direction Control Register
RP0H 0xF108 System Start-up Configuration Register (Rd. only)
EBUSCON 0xF10E Extended BUSCON register
PWMIC 0xF17E PWM Module Interrupt Control Register
XP1IC 0xF18E SSP Interrupt Control Register
S0TBIC 0xF19C Serial Channel 0 transmit buffer interrupt control reg
XP3IC 0xF19E PLL unlock Interrupt Control Register
EXICON 0xF1C0 External Interrupt Control Register
ODP2 0xF1C2 Port 2 Open Drain Control Register
ODP3 0xF1C6 Port 3 Open Drain Control Register
ODP6 0xF1CE Port 6 Open Drain Control Register
ODP7 0xF1D2 Port 7 Open Drain Control Register
DPP0 0xFE00 CPU Data Page Pointer 0 Register (10 bits)
DPP1 0xFE02 CPU Data Page Pointer 1 Register (10 bits)
DPP2 0xFE04 CPU Data Page Pointer 2 Register (10 bits)
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10 bits)
CSP 0xFE08 CPU Code Segment Pointer Register (read only)
MDH 0xFE0C CPU Multiply Divide Register - High Word
MDL 0xFE0E CPU Multiply Divide Register - Low Word
CP 0xFE10 CPU Context Pointer Register
SP 0xFE12 CPU System Stack Pointer Register
STKOV 0xFE14 CPU Stack Overflow Pointer Register
STKUN 0xFE16 CPU Stack Underflow Pointer Register
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL4 0xFE1E Address Select Register 4
PW3 0xFE36 PWM Module Pulse Width Register 3
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture/Reload Register
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 transmit buffer register (wr only)
S0RBUF 0xFEB2 Serial Channel 0 receive buffer reg. (rd only)
S0BG 0xFEB4 Serial Channel 0 baud rate generator reload reg
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC5 0xFECA PEC Channel 5 Control Register
PECC6 0xFECC PEC Channel 6 Control Register
PECC7 0xFECE PEC Channel 7 Control Register
P0L 0xFF00 Port 0 Low Register (Lower half of PORT0)
P0H 0xFF02 Port 0 High Register (Upper half of PORT0)
P1L 0xFF04 Port 1 Low Register (Lower half of PORT1)
P1H 0xFF06 Port 1 High Register (Upper half of PORT1)
BUSCON0 0xFF0C Bus Configuration Register 0
MDC 0xFF0E CPU Multiply Divide Control Register
PSW 0xFF10 CPU Program Status Word
SYSCON 0xFF12 CPU System Configuration Register
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON4 0xFF1A Bus Configuration Register 4
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
PWMCON0 0xFF30 PWM Module Control Register 0
PWMCON1 0xFF32 PWM Module Control Register 1
T2CON 0xFF40 GPT1 Timer 2 Control Register
T3CON 0xFF42 GPT1 Timer 3 Control Register
T4CON 0xFF44 GPT1 Timer 4 Control Register
T5CON 0xFF46 GPT2 Timer 5 Control Register
T6CON 0xFF48 GPT2 Timer 6 Control Register
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Reg.
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Control Register
CC8IC 0xFF88 EX0IN Interrupt Control Register
CC9IC 0xFF8A EX1IN Interrupt Control Register
CC10IC 0xFF8C EX2IN Interrupt Control Register
CC11IC 0xFF8E EX3IN Interrupt Control Register
P5 0xFFA2 Port 5 Register (read only)
TFR 0xFFAC Trap Flag Register
WDTCON 0xFFAE Watchdog Timer Control Register
S0CON 0xFFB0 Serial Channel 0 Control Register
P2 0xFFC0 Port 2 Register (4 bits)
DP2 0xFFC2 Port 2 Direction Control Register
P3 0xFFC4 Port 3 Register
DP3 0xFFC6 Port 3 Direction Control Register
P4 0xFFC8 Port 4 Register (8 bits)
DP4 0xFFCA Port 4 Direction Control Register
P6 0xFFCC Port 6 Register (8 bits)
DP6 0xFFCE Port 6 Direction Control Register
P7 0xFFD0 Port 7Register (4 bits)
DP7 0xFFD2 Port 7 Direction Control Register
.ST10R272L
; 6995.pdf http://eu.st.com/stonline/books/pdf/docs/6995.pdf
; ST10R272L_MANUAL.pdf http://eu.st.com/stonline/books/pdf/docs/7701.pdf
; REG272.INC
; ST10R272LT1, ST10R272LT6
; MEMORY MAP
area DATA MEM_INT 0x0000:0x8000
area DATA MEM_EXT 0x8000:0xEF00
area DATA XSSP 0xEF00:0xF000
area DATA E_SFR 0xF000:0xF200 ESFR Area
area DATA RAM 0xFA00:0xFE00 DP-RAM
area DATA SFR 0xFE00:0x10000 SFR Area
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMITRAP 0x0008 NMITRAP Non-Maskable Interrupt (Class A Hardware Traps)
entry STOTRAP 0x0010 STOTRAP Stack Overflow (Class A Hardware Traps)
entry STUTRAP 0x0018 STUTRAP Stack Underflow (Class A Hardware Traps)
entry BTRAP 0x0028 BTRAP Class B Hardware Traps
entry CC8INT 0x0060 External Interrupt 0
entry CC9INT 0x0064 External Interrupt 1
entry CC10INT 0x0068 External Interrupt 2
entry CC11INT 0x006C External Interrupt 3
entry T2INT 0x0088 GPT1 Timer 2
entry T3INT 0x008C GPT1 Timer 3
entry T4INT 0x0090 GPT1 Timer 4
entry T5INT 0x0094 GPT2 Timer 5
entry T6INT 0x0098 GPT2 Timer 6
entry CRINT 0x009C GPT2 CAPREL Reg.
entry S0TINT 0x00A8 ASC0 Transmit
entry S0RINT 0x00AC ASC0 Receive
entry S0EINT 0x00B0 ASC0 Error
entry PWMINT 0x00FC PWM Channel 3
entry XP1INT 0x0104 SSP Interrupt
entry XP3INT 0x010C PLL Unlock
entry S0TBINT 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
SSPCON0 0xEF00 SSP Control Register 0
SSPCON0.SSPBSY 15 SSP Busy Flag
SSPCON0.SSPCKP 9 SSP Clock Polarity Control Bit
SSPCON0.SSPCKE 8 SSP Clock Edge Control Bit
SSPCON0.SSPRW 7 SSP Read/Write Control Bit
SSPCON0.SSPHB 6 SSP Heading Control Bit
SSPCON0.SSPCM 5 SSP Continuous Mode Selection
SSPCON0.SSPSEL4 4 SSP Chip Enable Selection bit 4
SSPCON0.SSPSEL3 3 SSP Chip Enable Selection bit 3
SSPCON0.SSPCKS2 2 SSP Clock Rate Selection Baud Rate bit 2
SSPCON0.SSPCKS1 1 SSP Clock Rate Selection Baud Rate bit 1
SSPCON0.SSPCKS0 0 SSP Clock Rate Selection Baud Rate bit 0
SSPCON1 0xEF02 SSP Control Register 1
SSPCON1.SSPCEO1 4 SSP Chip Enable Line 1 (SSPCEN1) Output Control Bit
SSPCON1.SSPCEO0 3 SSP Chip Enable Line 0 (SSPCEN0) Output Control Bit
SSPCON1.SSPCKO 2 SSP Clock Line Output (SSPCLK) Control Bit
SSPCON1.SSPCEP1 1 SSP Chip Enable Line 1 (SSPCEN1) Polarity Control Bit
SSPCON1.SSPCEP0 0 SSP Chip Enable Line 0 (SSPCEN0) Polarity Control Bit
SSPRTB 0xEF04 SSP Receive/Transmit Buffer
SSPTBH 0xEF06 SSP Transmit Buffer High
QX0 0xF000 MAC Unit Offset Register X0 (8 bits)
QX0.QX0_15 15
QX0.QX0_14 14
QX0.QX0_13 13
QX0.QX0_12 12
QX0.QX0_11 11
QX0.QX0_10 10
QX0.QX0_9 9
QX0.QX0_8 8
QX0.QX0_7 7
QX0.QX0_6 6
QX0.QX0_5 5
QX0.QX0_4 4
QX0.QX0_3 3
QX0.QX0_2 2
QX0.QX0_1 1
QX1 0xF002 MAC Unit Offset Register X1 (8 bits)
QX1.QX1_15 15
QX1.QX1_14 14
QX1.QX1_13 13
QX1.QX1_12 12
QX1.QX1_11 11
QX1.QX1_10 10
QX1.QX1_9 9
QX1.QX1_8 8
QX1.QX1_7 7
QX1.QX1_6 6
QX1.QX1_5 5
QX1.QX1_4 4
QX1.QX1_3 3
QX1.QX1_2 2
QX1.QX1_1 1
QR0 0xF004 MAC Unit Offset Register R0 (8 bits)
QR0.QR0_15 15
QR0.QR0_14 14
QR0.QR0_13 13
QR0.QR0_12 12
QR0.QR0_11 11
QR0.QR0_10 10
QR0.QR0_9 9
QR0.QR0_8 8
QR0.QR0_7 7
QR0.QR0_6 6
QR0.QR0_5 5
QR0.QR0_4 4
QR0.QR0_3 3
QR0.QR0_2 2
QR0.QR0_1 1
QR1 0xF006 MAC Unit Offset Register R1 (8 bits)
QR1.QR1_15 15
QR1.QR1_14 14
QR1.QR1_13 13
QR1.QR1_12 12
QR1.QR1_11 11
QR1.QR1_10 10
QR1.QR1_9 9
QR1.QR1_8 8
QR1.QR1_7 7
QR1.QR1_6 6
QR1.QR1_5 5
QR1.QR1_4 4
QR1.QR1_3 3
QR1.QR1_2 2
QR1.QR1_1 1
PT0 0xF030
PT1 0xF032
PT2 0xF034
PT3 0xF036 Up/down counter PT3
PT3.PT3_15 15
PT3.PT3_14 14
PT3.PT3_13 13
PT3.PT3_12 12
PT3.PT3_11 11
PT3.PT3_10 10
PT3.PT3_9 9
PT3.PT3_8 8
PT3.PT3_7 7
PT3.PT3_6 6
PT3.PT3_5 5
PT3.PT3_4 4
PT3.PT3_3 3
PT3.PT3_2 2
PT3.PT3_1 1
PT3.PT3_0 0
PP0 0xF038
PP1 0xF03A
PP2 0xF03C
PP3 0xF03E PWM Module Period Register 3
PP3.PP3_15 15
PP3.PP3_14 14
PP3.PP3_13 13
PP3.PP3_12 12
PP3.PP3_11 11
PP3.PP3_10 10
PP3.PP3_9 9
PP3.PP3_8 8
PP3.PP3_7 7
PP3.PP3_6 6
PP3.PP3_5 5
PP3.PP3_4 4
PP3.PP3_3 3
PP3.PP3_2 2
PP3.PP3_1 1
PP3.PP3_0 0
IDPROG 0xF078 Programming Voltage Identifier Register
IDPROG.PROGVPP15 15 Programming Vpp Voltage bit 15
IDPROG.PROGVPP14 14 Programming Vpp Voltage bit 14
IDPROG.PROGVPP13 13 Programming Vpp Voltage bit 13
IDPROG.PROGVPP12 12 Programming Vpp Voltage bit 12
IDPROG.PROGVPP11 11 Programming Vpp Voltage bit 11
IDPROG.PROGVPP10 10 Programming Vpp Voltage bit 10
IDPROG.PROGVPP9 9 Programming Vpp Voltage bit 9
IDPROG.PROGVPP8 8 Programming Vpp Voltage bit 8
IDPROG.PROGVDD7 7 Programming Vdd Voltage bit 7
IDPROG.PROGVDD6 6 Programming Vdd Voltage bit 6
IDPROG.PROGVDD5 5 Programming Vdd Voltage bit 5
IDPROG.PROGVDD4 4 Programming Vdd Voltage bit 4
IDPROG.PROGVDD3 3 Programming Vdd Voltage bit 3
IDPROG.PROGVDD2 2 Programming Vdd Voltage bit 2
IDPROG.PROGVDD1 1 Programming Vdd Voltage bit 1
IDPROG.PROGVDD0 0 Programming Vdd Voltage bit 0
IDMEM 0xF07A On-chip Memory Identifier Register
IDMEM.MEMTYP15 15 Internal Memory Type bit 15
IDMEM.MEMTYP14 14 Internal Memory Type bit 14
IDMEM.MEMTYP13 13 Internal Memory Type bit 13
IDMEM.MEMTYP12 12 Internal Memory Type bit 12
IDMEM.MEMSIZE11 11 Internal Memory Size bit 11
IDMEM.MEMSIZE10 10 Internal Memory Size bit 10
IDMEM.MEMSIZE9 9 Internal Memory Size bit 9
IDMEM.MEMSIZE8 8 Internal Memory Size bit 8
IDMEM.MEMSIZE7 7 Internal Memory Size bit 7
IDMEM.MEMSIZE6 6 Internal Memory Size bit 6
IDMEM.MEMSIZE5 5 Internal Memory Size bit 5
IDMEM.MEMSIZE4 4 Internal Memory Size bit 4
IDMEM.MEMSIZE3 3 Internal Memory Size bit 3
IDMEM.MEMSIZE2 2 Internal Memory Size bit 2
IDMEM.MEMSIZE1 1 Internal Memory Size bit 1
IDMEM.MEMSIZE0 0 Internal Memory Size bit 0
IDCHIP 0xF07C Device Identifier Register
IDCHIP.CHIPID15 15 Device Identifier bit 15
IDCHIP.CHIPID14 14 Device Identifier bit 14
IDCHIP.CHIPID13 13 Device Identifier bit 13
IDCHIP.CHIPID12 12 Device Identifier bit 12
IDCHIP.CHIPID11 11 Device Identifier bit 11
IDCHIP.CHIPID10 10 Device Identifier bit 10
IDCHIP.CHIPID9 9 Device Identifier bit 9
IDCHIP.CHIPID8 8 Device Identifier bit 8
IDCHIP.CHIPID7 7 Device Identifier bit 7
IDCHIP.CHIPID6 6 Device Identifier bit 6
IDCHIP.CHIPID5 5 Device Identifier bit 5
IDCHIP.CHIPID4 4 Device Identifier bit 4
IDCHIP.REVID3 3 Device Revision Identifier bit 3
IDCHIP.REVID2 2 Device Revision Identifier bit 2
IDCHIP.REVID1 1 Device Revision Identifier bit 1
IDCHIP.REVID0 0 Device Revision Identifier bit 0
IDMANUF 0xF07E Manufacturer/Process Identifier Register
IDMANUF.MANUF15 15 Manufacturer Identifier bit 15
IDMANUF.MANUF14 14 Manufacturer Identifier bit 14
IDMANUF.MANUF13 13 Manufacturer Identifier bit 13
IDMANUF.MANUF12 12 Manufacturer Identifier bit 12
IDMANUF.MANUF11 11 Manufacturer Identifier bit 11
IDMANUF.MANUF10 10 Manufacturer Identifier bit 10
IDMANUF.MANUF9 9 Manufacturer Identifier bit 9
IDMANUF.MANUF8 8 Manufacturer Identifier bit 8
IDMANUF.MANUF7 7 Manufacturer Identifier bit 7
IDMANUF.MANUF6 6 Manufacturer Identifier bit 6
IDMANUF.MANUF5 5 Manufacturer Identifier bit 5
DP0L 0xF100 P0L Direction Control Register
DP0L.DP0L7 7 Port direction register DP0L bit 7
DP0L.DP0L6 6 Port direction register DP0L bit 6
DP0L.DP0L5 5 Port direction register DP0L bit 5
DP0L.DP0L4 4 Port direction register DP0L bit 4
DP0L.DP0L3 3 Port direction register DP0L bit 3
DP0L.DP0L2 2 Port direction register DP0L bit 2
DP0L.DP0L1 1 Port direction register DP0L bit 1
DP0L.DP0L0 0 Port direction register DP0L bit 0
DP0H 0xF102 P0h Direction Control Register
DP0H.DP0H7 7 Port direction register DP0H bit 7
DP0H.DP0H6 6 Port direction register DP0H bit 6
DP0H.DP0H5 5 Port direction register DP0H bit 5
DP0H.DP0H4 4 Port direction register DP0H bit 4
DP0H.DP0H3 3 Port direction register DP0H bit 3
DP0H.DP0H2 2 Port direction register DP0H bit 2
DP0H.DP0H1 1 Port direction register DP0H bit 1
DP0H.DP0H0 0 Port direction register DP0H bit 0
DP1L 0xF104 P1L Direction Control Register
DP1L.DP1L7 7 Port direction register DP1L bit 7
DP1L.DP1L6 6 Port direction register DP1L bit 6
DP1L.DP1L5 5 Port direction register DP1L bit 5
DP1L.DP1L4 4 Port direction register DP1L bit 4
DP1L.DP1L3 3 Port direction register DP1L bit 3
DP1L.DP1L2 2 Port direction register DP1L bit 2
DP1L.DP1L1 1 Port direction register DP1L bit 1
DP1L.DP1L0 0 Port direction register DP1L bit 0
DP1H 0xF106 P1h Direction Control Register
DP1H.DP1H7 7 Port direction register DP1H bit 7
DP1H.DP1H6 6 Port direction register DP1H bit 6
DP1H.DP1H5 5 Port direction register DP1H bit 5
DP1H.DP1H4 4 Port direction register DP1H bit 4
DP1H.DP1H3 3 Port direction register DP1H bit 3
DP1H.DP1H2 2 Port direction register DP1H bit 2
DP1H.DP1H1 1 Port direction register DP1H bit 1
DP1H.DP1H0 0 Port direction register DP1H bit 0
RP0H 0xF108 System Start-up Configuration Register (Rd. only)
RP0H.CLKSEL7 7 System Clock Selection bit 7
RP0H.CLKSEL6 6 System Clock Selection bit 6
RP0H.CLKSEL5 5 System Clock Selection bit 5
RP0H.SALSEL4 4 Segment Address Line Selection bit 4
RP0H.SALSEL3 3 Segment Address Line Selection bit 3
RP0H.CSSEL2 2 Chip Select Line Selection bit 2
RP0H.CSSEL1 1 Chip Select Line Selection bit 1
RP0H.WRCFG 0 Write Configuration Control
EBUSCON 0xF10E Extended BUSCON register
PWMIC 0xF17E PWM Module Interrupt Control Register
PWMIC.PWMIR 7
PWMIC.PWMIE 6
PWMIC.ILVL5 5
PWMIC.ILVL4 4
PWMIC.ILVL3 3
PWMIC.ILVL2 2
PWMIC.GLVL1 1
PWMIC.GLVL0 0
XP1IC 0xF18E SSP Interrupt Control Register
XP1IC.XP1IR 7
XP1IC.XP1IE 6
XP1IC.ILVL5 5
XP1IC.ILVL4 4
XP1IC.ILVL3 3
XP1IC.ILVL2 2
XP1IC.GLVL1 1
XP1IC.GLVL0 0
S0TBIC 0xF19C Serial Channel 0 transmit buffer interrupt control reg
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
S0TBIC.ILVL5 5
S0TBIC.ILVL4 4
S0TBIC.ILVL3 3
S0TBIC.ILVL2 2
S0TBIC.GLVL1 1
S0TBIC.GLVL0 0
XP3IC 0xF19E PLL unlock Interrupt Control Register
XP3IC.XP3IR 7
XP3IC.XP3IE 6
EXICON 0xF1C0 External Interrupt Control Register
EXICON.EXI3ES7 7 External Interrupt 3 Edge Selection Field bit 7
EXICON.EXI3ES6 6 External Interrupt 3 Edge Selection Field bit 6
EXICON.EXI2ES5 5 External Interrupt 2 Edge Selection Field bit 5
EXICON.EXI2ES4 4 External Interrupt 2 Edge Selection Field bit 4
EXICON.EXI1ES3 3 External Interrupt 1 Edge Selection Field bit 3
EXICON.EXI1ES2 2 External Interrupt 1 Edge Selection Field bit 2
EXICON.EXI0ES1 1 External Interrupt 0 Edge Selection Field bit 1
EXICON.EXI0ES0 0 External Interrupt 0 Edge Selection Field bit 0
ODP2 0xF1C2 Port 2 Open Drain Control Register
ODP2.ODP2_11 11 Port 2 Open Drain control register bit 11
ODP2.ODP2_10 10 Port 2 Open Drain control register bit 10
ODP2.ODP2_9 9 Port 2 Open Drain control register bit 9
ODP2.ODP2_8 8 Port 2 Open Drain control register bit 8
ODP3 0xF1C6 Port 3 Open Drain Control Register
ODP3.ODP3_13 13 Port 3 Open Drain control register bit 13
ODP3.ODP3_11 11 Port 3 Open Drain control register bit 11
ODP3.ODP3_10 10 Port 3 Open Drain control register bit 10
ODP3.ODP3_9 9 Port 3 Open Drain control register bit 9
ODP3.ODP3_8 8 Port 3 Open Drain control register bit 8
ODP3.ODP3_7 7 Port 3 Open Drain control register bit 7
ODP3.ODP3_6 6 Port 3 Open Drain control register bit 6
ODP3.ODP3_5 5 Port 3 Open Drain control register bit 5
ODP3.ODP3_4 4 Port 3 Open Drain control register bit 4
ODP3.ODP3_3 3 Port 3 Open Drain control register bit 3
ODP3.ODP3_2 2 Port 3 Open Drain control register bit 2
ODP3.ODP3_1 1 Port 3 Open Drain control register bit 1
ODP3.ODP3_0 0 Port 3 Open Drain control register bit 0
ODP6 0xF1CE Port 6 Open Drain Control Register
ODP6.ODP6_7 7 Port 6 Open Drain control register bit 7
ODP6.ODP6_6 6 Port 6 Open Drain control register bit 6
ODP6.ODP6_5 5 Port 6 Open Drain control register bit 5
ODP6.ODP6_4 4 Port 6 Open Drain control register bit 4
ODP6.ODP6_3 3 Port 6 Open Drain control register bit 3
ODP6.ODP6_2 2 Port 6 Open Drain control register bit 2
ODP6.ODP6_1 1 Port 6 Open Drain control register bit 1
ODP6.ODP6_0 0 Port 6 Open Drain control register bit 0
ODP7 0xF1D2 Port 7 Open Drain Control Register
ODP7.ODP7_3 3 Port 7 Open Drain control register bit 3
ODP7.ODP7_2 2 Port 7 Open Drain control register bit 2
ODP7.ODP7_1 1 Port 7 Open Drain control register bit 1
ODP7.ODP7_0 0 Port 7 Open Drain control register bit 0
DPP0 0xFE00 CPU Data Page Pointer 0 Register (10 bits)
DPP0.DPP0PN9 9 Data page number of DPP0 bit 9
DPP0.DPP0PN8 8 Data page number of DPP0 bit 8
DPP0.DPP0PN7 7 Data page number of DPP0 bit 7
DPP0.DPP0PN6 6 Data page number of DPP0 bit 6
DPP0.DPP0PN5 5 Data page number of DPP0 bit 5
DPP0.DPP0PN4 4 Data page number of DPP0 bit 4
DPP0.DPP0PN3 3 Data page number of DPP0 bit 3
DPP0.DPP0PN2 2 Data page number of DPP0 bit 2
DPP0.DPP0PN1 1 Data page number of DPP0 bit 1
DPP0.DPP0PN0 0 Data page number of DPP0 bit 0
DPP1 0xFE02 CPU Data Page Pointer 1 Register (10 bits)
DPP1.DPP1PN9 9 Data page number of DPP1 bit 9
DPP1.DPP1PN8 8 Data page number of DPP1 bit 8
DPP1.DPP1PN7 7 Data page number of DPP1 bit 7
DPP1.DPP1PN6 6 Data page number of DPP1 bit 6
DPP1.DPP1PN5 5 Data page number of DPP1 bit 5
DPP1.DPP1PN4 4 Data page number of DPP1 bit 4
DPP1.DPP1PN3 3 Data page number of DPP1 bit 3
DPP1.DPP1PN2 2 Data page number of DPP1 bit 2
DPP1.DPP1PN1 1 Data page number of DPP1 bit 1
DPP1.DPP1PN0 0 Data page number of DPP1 bit 0
DPP2 0xFE04 CPU Data Page Pointer 2 Register (10 bits)
DPP2.DPP2PN9 9 Data page number of DPP2 bit 9
DPP2.DPP2PN8 8 Data page number of DPP2 bit 8
DPP2.DPP2PN7 7 Data page number of DPP2 bit 7
DPP2.DPP2PN6 6 Data page number of DPP2 bit 6
DPP2.DPP2PN5 5 Data page number of DPP2 bit 5
DPP2.DPP2PN4 4 Data page number of DPP2 bit 4
DPP2.DPP2PN3 3 Data page number of DPP2 bit 3
DPP2.DPP2PN2 2 Data page number of DPP2 bit 2
DPP2.DPP2PN1 1 Data page number of DPP2 bit 1
DPP2.DPP2PN0 0 Data page number of DPP2 bit 0
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10 bits)
DPP3.DPP3PN9 9 Data page number of DPP3 bit 9
DPP3.DPP3PN8 8 Data page number of DPP3 bit 8
DPP3.DPP3PN7 7 Data page number of DPP3 bit 7
DPP3.DPP3PN6 6 Data page number of DPP3 bit 6
DPP3.DPP3PN5 5 Data page number of DPP3 bit 5
DPP3.DPP3PN4 4 Data page number of DPP3 bit 4
DPP3.DPP3PN3 3 Data page number of DPP3 bit 3
DPP3.DPP3PN2 2 Data page number of DPP3 bit 2
DPP3.DPP3PN1 1 Data page number of DPP3 bit 1
DPP3.DPP3PN0 0 Data page number of DPP3 bit 0
CSP 0xFE08 CPU Code Segment Pointer Register (read only)
CSP.SEGNR7 7 Segment Number 7
CSP.SEGNR6 6 Segment Number 6
CSP.SEGNR5 5 Segment Number 5
CSP.SEGNR4 4 Segment Number 4
CSP.SEGNR3 3 Segment Number 3
CSP.SEGNR2 2 Segment Number 2
CSP.SEGNR1 1 Segment Number 1
CSP.SEGNR0 0 Segment Number 0
MDH 0xFE0C CPU Multiply Divide Register - High Word
MDH.MDH15 15
MDH.MDH14 14
MDH.MDH13 13
MDH.MDH12 12
MDH.MDH11 11
MDH.MDH10 10
MDH.MDH9 9
MDH.MDH8 8
MDH.MDH7 7
MDH.MDH6 6
MDH.MDH5 5
MDH.MDH4 4
MDH.MDH3 3
MDH.MDH2 2
MDH.MDH1 1
MDH.MDH0 0
MDL 0xFE0E CPU Multiply Divide Register - Low Word
MDL.MDL15 15
MDL.MDL14 14
MDL.MDL13 13
MDL.MDL12 12
MDL.MDL11 11
MDL.MDL10 10
MDL.MDL9 9
MDL.MDL8 8
MDL.MDL7 7
MDL.MDL6 6
MDL.MDL5 5
MDL.MDL4 4
MDL.MDL3 3
MDL.MDL2 2
MDL.MDL1 1
MDL.MDL0 0
CP 0xFE10 CPU Context Pointer Register
CP.CP11 11 Modifiable portion of register CP bit 11
CP.CP10 10 Modifiable portion of register CP bit 10
CP.CP9 9 Modifiable portion of register CP bit 9
CP.CP8 8 Modifiable portion of register CP bit 8
CP.CP7 7 Modifiable portion of register CP bit 7
CP.CP6 6 Modifiable portion of register CP bit 6
CP.CP5 5 Modifiable portion of register CP bit 5
CP.CP4 4 Modifiable portion of register CP bit 4
CP.CP3 3 Modifiable portion of register CP bit 3
CP.CP2 2 Modifiable portion of register CP bit 2
CP.CP1 1 Modifiable portion of register CP bit 1
SP 0xFE12 CPU System Stack Pointer Register
SP.SP11 11 Modifiable portion of register SP bit 11
SP.SP10 10 Modifiable portion of register SP bit 10
SP.SP9 9 Modifiable portion of register SP bit 9
SP.SP8 8 Modifiable portion of register SP bit 8
SP.SP7 7 Modifiable portion of register SP bit 7
SP.SP6 6 Modifiable portion of register SP bit 6
SP.SP5 5 Modifiable portion of register SP bit 5
SP.SP4 4 Modifiable portion of register SP bit 4
SP.SP3 3 Modifiable portion of register SP bit 3
SP.SP2 2 Modifiable portion of register SP bit 2
SP.SP1 1 Modifiable portion of register SP bit 1
STKOV 0xFE14 CPU Stack Overflow Pointer Register
STKOV.STKOV11 11 Modifiable portion of register STKOV bit 11
STKOV.STKOV10 10 Modifiable portion of register STKOV bit 10
STKOV.STKOV9 9 Modifiable portion of register STKOV bit 9
STKOV.STKOV8 8 Modifiable portion of register STKOV bit 8
STKOV.STKOV7 7 Modifiable portion of register STKOV bit 7
STKOV.STKOV6 6 Modifiable portion of register STKOV bit 6
STKOV.STKOV5 5 Modifiable portion of register STKOV bit 5
STKOV.STKOV4 4 Modifiable portion of register STKOV bit 4
STKOV.STKOV3 3 Modifiable portion of register STKOV bit 3
STKOV.STKOV2 2 Modifiable portion of register STKOV bit 2
STKOV.STKOV1 1 Modifiable portion of register STKOV bit 1
STKUN 0xFE16 CPU Stack Underflow Pointer Register
STKUN.STKUN11 11 Modifiable portion of register STKUN bit 11
STKUN.STKUN10 10 Modifiable portion of register STKUN bit 10
STKUN.STKUN9 9 Modifiable portion of register STKUN bit 9
STKUN.STKUN8 8 Modifiable portion of register STKUN bit 8
STKUN.STKUN7 7 Modifiable portion of register STKUN bit 7
STKUN.STKUN6 6 Modifiable portion of register STKUN bit 6
STKUN.STKUN5 5 Modifiable portion of register STKUN bit 5
STKUN.STKUN4 4 Modifiable portion of register STKUN bit 4
STKUN.STKUN3 3 Modifiable portion of register STKUN bit 3
STKUN.STKUN2 2 Modifiable portion of register STKUN bit 2
STKUN.STKUN1 1 Modifiable portion of register STKUN bit 1
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL1.RGSAD15 15 Range Start Address bit 15
ADDRSEL1.RGSAD14 14 Range Start Address bit 14
ADDRSEL1.RGSAD13 13 Range Start Address bit 13
ADDRSEL1.RGSAD12 12 Range Start Address bit 12
ADDRSEL1.RGSAD11 11 Range Start Address bit 11
ADDRSEL1.RGSAD10 10 Range Start Address bit 10
ADDRSEL1.RGSAD9 9 Range Start Address bit 9
ADDRSEL1.RGSAD8 8 Range Start Address bit 8
ADDRSEL1.RGSAD7 7 Range Start Address bit 7
ADDRSEL1.RGSAD6 6 Range Start Address bit 6
ADDRSEL1.RGSAD5 5 Range Start Address bit 5
ADDRSEL1.RGSAD4 4 Range Start Address bit 4
ADDRSEL1.RGSZ3 3 Range Size Selection bit 3
ADDRSEL1.RGSZ2 2 Range Size Selection bit 2
ADDRSEL1.RGSZ1 1 Range Size Selection bit 1
ADDRSEL1.RGSZ0 0 Range Size Selection bit 0
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL2.RGSAD15 15 Range Start Address bit 15
ADDRSEL2.RGSAD14 14 Range Start Address bit 14
ADDRSEL2.RGSAD13 13 Range Start Address bit 13
ADDRSEL2.RGSAD12 12 Range Start Address bit 12
ADDRSEL2.RGSAD11 11 Range Start Address bit 11
ADDRSEL2.RGSAD10 10 Range Start Address bit 10
ADDRSEL2.RGSAD9 9 Range Start Address bit 9
ADDRSEL2.RGSAD8 8 Range Start Address bit 8
ADDRSEL2.RGSAD7 7 Range Start Address bit 7
ADDRSEL2.RGSAD6 6 Range Start Address bit 6
ADDRSEL2.RGSAD5 5 Range Start Address bit 5
ADDRSEL2.RGSAD4 4 Range Start Address bit 4
ADDRSEL2.RGSZ3 3 Range Size Selection bit 3
ADDRSEL2.RGSZ2 2 Range Size Selection bit 2
ADDRSEL2.RGSZ1 1 Range Size Selection bit 1
ADDRSEL2.RGSZ0 0 Range Size Selection bit 0
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL3.RGSAD15 15 Range Start Address bit 15
ADDRSEL3.RGSAD14 14 Range Start Address bit 14
ADDRSEL3.RGSAD13 13 Range Start Address bit 13
ADDRSEL3.RGSAD12 12 Range Start Address bit 12
ADDRSEL3.RGSAD11 11 Range Start Address bit 11
ADDRSEL3.RGSAD10 10 Range Start Address bit 10
ADDRSEL3.RGSAD9 9 Range Start Address bit 9
ADDRSEL3.RGSAD8 8 Range Start Address bit 8
ADDRSEL3.RGSAD7 7 Range Start Address bit 7
ADDRSEL3.RGSAD6 6 Range Start Address bit 6
ADDRSEL3.RGSAD5 5 Range Start Address bit 5
ADDRSEL3.RGSAD4 4 Range Start Address bit 4
ADDRSEL3.RGSZ3 3 Range Size Selection bit 3
ADDRSEL3.RGSZ2 2 Range Size Selection bit 2
ADDRSEL3.RGSZ1 1 Range Size Selection bit 1
ADDRSEL3.RGSZ0 0 Range Size Selection bit 0
ADDRSEL4 0xFE1E Address Select Register 4
ADDRSEL4.RGSAD15 15 Range Start Address bit 15
ADDRSEL4.RGSAD14 14 Range Start Address bit 14
ADDRSEL4.RGSAD13 13 Range Start Address bit 13
ADDRSEL4.RGSAD12 12 Range Start Address bit 12
ADDRSEL4.RGSAD11 11 Range Start Address bit 11
ADDRSEL4.RGSAD10 10 Range Start Address bit 10
ADDRSEL4.RGSAD9 9 Range Start Address bit 9
ADDRSEL4.RGSAD8 8 Range Start Address bit 8
ADDRSEL4.RGSAD7 7 Range Start Address bit 7
ADDRSEL4.RGSAD6 6 Range Start Address bit 6
ADDRSEL4.RGSAD5 5 Range Start Address bit 5
ADDRSEL4.RGSAD4 4 Range Start Address bit 4
ADDRSEL4.RGSZ3 3 Range Size Selection bit 3
ADDRSEL4.RGSZ2 2 Range Size Selection bit 2
ADDRSEL4.RGSZ1 1 Range Size Selection bit 1
ADDRSEL4.RGSZ0 0 Range Size Selection bit 0
PW0 0xFE30
PW1 0xFE32
PW2 0xFE34
PW3 0xFE36 PWM Module Pulse Width Register 3
PW3.PW3_15 15
PW3.PW3_14 14
PW3.PW3_13 13
PW3.PW3_12 12
PW3.PW3_11 11
PW3.PW3_10 10
PW3.PW3_9 9
PW3.PW3_8 8
PW3.PW3_7 7
PW3.PW3_6 6
PW3.PW3_5 5
PW3.PW3_4 4
PW3.PW3_3 3
PW3.PW3_2 2
PW3.PW3_1 1
PW3.PW3_0 0
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture/Reload Register
MAL 0xFE5C MAC Unit Accumulator - Low Word
MAL.MAL15 15 MAC Unit Accumulator Low bit 15
MAL.MAL14 14 MAC Unit Accumulator Low bit 14
MAL.MAL13 13 MAC Unit Accumulator Low bit 13
MAL.MAL12 12 MAC Unit Accumulator Low bit 12
MAL.MAL11 11 MAC Unit Accumulator Low bit 11
MAL.MAL10 10 MAC Unit Accumulator Low bit 10
MAL.MAL9 9 MAC Unit Accumulator Low bit 9
MAL.MAL8 8 MAC Unit Accumulator Low bit 8
MAL.MAL7 7 MAC Unit Accumulator Low bit 7
MAL.MAL6 6 MAC Unit Accumulator Low bit 6
MAL.MAL5 5 MAC Unit Accumulator Low bit 5
MAL.MAL4 4 MAC Unit Accumulator Low bit 4
MAL.MAL3 3 MAC Unit Accumulator Low bit 3
MAL.MAL2 2 MAC Unit Accumulator Low bit 2
MAL.MAL1 1 MAC Unit Accumulator Low bit 1
MAL.MAL0 0 MAC Unit Accumulator Low bit 0
MAH 0xFE5E MAC Unit Accumulator - High Word
MAH.MAH15 15 MAC Unit Accumulator High bit 15
MAH.MAH14 14 MAC Unit Accumulator High bit 14
MAH.MAH13 13 MAC Unit Accumulator High bit 13
MAH.MAH12 12 MAC Unit Accumulator High bit 12
MAH.MAH11 11 MAC Unit Accumulator High bit 11
MAH.MAH10 10 MAC Unit Accumulator High bit 10
MAH.MAH9 9 MAC Unit Accumulator High bit 9
MAH.MAH8 8 MAC Unit Accumulator High bit 8
MAH.MAH7 7 MAC Unit Accumulator High bit 7
MAH.MAH6 6 MAC Unit Accumulator High bit 6
MAH.MAH5 5 MAC Unit Accumulator High bit 5
MAH.MAH4 4 MAC Unit Accumulator High bit 4
MAH.MAH3 3 MAC Unit Accumulator High bit 3
MAH.MAH2 2 MAC Unit Accumulator High bit 2
MAH.MAH1 1 MAC Unit Accumulator High bit 1
MAH.MAH0 0 MAC Unit Accumulator High bit 0
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 transmit buffer register (wr only)
S0RBUF 0xFEB2 Serial Channel 0 receive buffer reg. (rd only)
S0BG 0xFEB4 Serial Channel 0 baud rate generator reload reg
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC0.INC10 10 Increment Control bit 10
PECC0.INC9 9 Increment Control bit 9
PECC0.BWT 8 Byte / Word Transfer Selection
PECC0.COUNT7 7 PEC Transfer Count bit 7
PECC0.COUNT6 6 PEC Transfer Count bit 6
PECC0.COUNT5 5 PEC Transfer Count bit 5
PECC0.COUNT4 4 PEC Transfer Count bit 4
PECC0.COUNT3 3 PEC Transfer Count bit 3
PECC0.COUNT2 2 PEC Transfer Count bit 2
PECC0.COUNT1 1 PEC Transfer Count bit 1
PECC0.COUNT0 0 PEC Transfer Count bit 0
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC1.INC10 10 Increment Control bit 10
PECC1.INC9 9 Increment Control bit 9
PECC1.BWT 8 Byte / Word Transfer Selection
PECC1.COUNT7 7 PEC Transfer Count bit 7
PECC1.COUNT6 6 PEC Transfer Count bit 6
PECC1.COUNT5 5 PEC Transfer Count bit 5
PECC1.COUNT4 4 PEC Transfer Count bit 4
PECC1.COUNT3 3 PEC Transfer Count bit 3
PECC1.COUNT2 2 PEC Transfer Count bit 2
PECC1.COUNT1 1 PEC Transfer Count bit 1
PECC1.COUNT0 0 PEC Transfer Count bit 0
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC2.INC10 10 Increment Control bit 10
PECC2.INC9 9 Increment Control bit 9
PECC2.BWT 8 Byte / Word Transfer Selection
PECC2.COUNT7 7 PEC Transfer Count bit 7
PECC2.COUNT6 6 PEC Transfer Count bit 6
PECC2.COUNT5 5 PEC Transfer Count bit 5
PECC2.COUNT4 4 PEC Transfer Count bit 4
PECC2.COUNT3 3 PEC Transfer Count bit 3
PECC2.COUNT2 2 PEC Transfer Count bit 2
PECC2.COUNT1 1 PEC Transfer Count bit 1
PECC2.COUNT0 0 PEC Transfer Count bit 0
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC3.INC10 10 Increment Control bit 10
PECC3.INC9 9 Increment Control bit 9
PECC3.BWT 8 Byte / Word Transfer Selection
PECC3.COUNT7 7 PEC Transfer Count bit 7
PECC3.COUNT6 6 PEC Transfer Count bit 6
PECC3.COUNT5 5 PEC Transfer Count bit 5
PECC3.COUNT4 4 PEC Transfer Count bit 4
PECC3.COUNT3 3 PEC Transfer Count bit 3
PECC3.COUNT2 2 PEC Transfer Count bit 2
PECC3.COUNT1 1 PEC Transfer Count bit 1
PECC3.COUNT0 0 PEC Transfer Count bit 0
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC4.INC10 10 Increment Control bit 10
PECC4.INC9 9 Increment Control bit 9
PECC4.BWT 8 Byte / Word Transfer Selection
PECC4.COUNT7 7 PEC Transfer Count bit 7
PECC4.COUNT6 6 PEC Transfer Count bit 6
PECC4.COUNT5 5 PEC Transfer Count bit 5
PECC4.COUNT4 4 PEC Transfer Count bit 4
PECC4.COUNT3 3 PEC Transfer Count bit 3
PECC4.COUNT2 2 PEC Transfer Count bit 2
PECC4.COUNT1 1 PEC Transfer Count bit 1
PECC4.COUNT0 0 PEC Transfer Count bit 0
PECC5 0xFECA PEC Channel 5 Control Register
PECC5.INC10 10 Increment Control bit 10
PECC5.INC9 9 Increment Control bit 9
PECC5.BWT 8 Byte / Word Transfer Selection
PECC5.COUNT7 7 PEC Transfer Count bit 7
PECC5.COUNT6 6 PEC Transfer Count bit 6
PECC5.COUNT5 5 PEC Transfer Count bit 5
PECC5.COUNT4 4 PEC Transfer Count bit 4
PECC5.COUNT3 3 PEC Transfer Count bit 3
PECC5.COUNT2 2 PEC Transfer Count bit 2
PECC5.COUNT1 1 PEC Transfer Count bit 1
PECC5.COUNT0 0 PEC Transfer Count bit 0
PECC6 0xFECC PEC Channel 6 Control Register
PECC6.INC10 10 Increment Control bit 10
PECC6.INC9 9 Increment Control bit 9
PECC6.BWT 8 Byte / Word Transfer Selection
PECC6.COUNT7 7 PEC Transfer Count bit 7
PECC6.COUNT6 6 PEC Transfer Count bit 6
PECC6.COUNT5 5 PEC Transfer Count bit 5
PECC6.COUNT4 4 PEC Transfer Count bit 4
PECC6.COUNT3 3 PEC Transfer Count bit 3
PECC6.COUNT2 2 PEC Transfer Count bit 2
PECC6.COUNT1 1 PEC Transfer Count bit 1
PECC6.COUNT0 0 PEC Transfer Count bit 0
PECC7 0xFECE PEC Channel 7 Control Register
PECC7.INC10 10 Increment Control bit 10
PECC7.INC9 9 Increment Control bit 9
PECC7.BWT 8 Byte / Word Transfer Selection
PECC7.COUNT7 7 PEC Transfer Count bit 7
PECC7.COUNT6 6 PEC Transfer Count bit 6
PECC7.COUNT5 5 PEC Transfer Count bit 5
PECC7.COUNT4 4 PEC Transfer Count bit 4
PECC7.COUNT3 3 PEC Transfer Count bit 3
PECC7.COUNT2 2 PEC Transfer Count bit 2
PECC7.COUNT1 1 PEC Transfer Count bit 1
PECC7.COUNT0 0 PEC Transfer Count bit 0
P0L 0xFF00 Port 0 Low Register (Lower half of PORT0)
P0L.P0L7 7 Port data register P0L bit 7
P0L.P0L6 6 Port data register P0L bit 6
P0L.P0L5 5 Port data register P0L bit 5
P0L.P0L4 4 Port data register P0L bit 4
P0L.P0L3 3 Port data register P0L bit 3
P0L.P0L2 2 Port data register P0L bit 2
P0L.P0L1 1 Port data register P0L bit 1
P0L.P0L0 0 Port data register P0L bit 0
P0H 0xFF02 Port 0 High Register (Upper half of PORT0)
P0H.P0H7 7 Port data register P0H bit 7
P0H.P0H6 6 Port data register P0H bit 6
P0H.P0H5 5 Port data register P0H bit 5
P0H.P0H4 4 Port data register P0H bit 4
P0H.P0H3 3 Port data register P0H bit 3
P0H.P0H2 2 Port data register P0H bit 2
P0H.P0H1 1 Port data register P0H bit 1
P0H.P0H0 0 Port data register P0H bit 0
P1L 0xFF04 Port 1 Low Register (Lower half of PORT1)
P1L.P1L7 7 Port data register P1L bit 7
P1L.P1L6 6 Port data register P1L bit 6
P1L.P1L5 5 Port data register P1L bit 5
P1L.P1L4 4 Port data register P1L bit 4
P1L.P1L3 3 Port data register P1L bit 3
P1L.P1L2 2 Port data register P1L bit 2
P1L.P1L1 1 Port data register P1L bit 1
P1L.P1L0 0 Port data register P1L bit 0
P1H 0xFF06 Port 1 High Register (Upper half of PORT1)
P1H.P1H7 7 Port data register P1H bit 7
P1H.P1H6 6 Port data register P1H bit 6
P1H.P1H5 5 Port data register P1H bit 5
P1H.P1H4 4 Port data register P1H bit 4
P1H.P1H3 3 Port data register P1H bit 3
P1H.P1H2 2 Port data register P1H bit 2
P1H.P1H1 1 Port data register P1H bit 1
P1H.P1H0 0 Port data register P1H bit 0
IDX0 0xFF08 MAC Unit Address Pointer 0
IDX0.IDX0_15 15 16-bit IDX0 addres 15
IDX0.IDX0_14 14 16-bit IDX0 addres 14
IDX0.IDX0_13 13 16-bit IDX0 addres 13
IDX0.IDX0_12 12 16-bit IDX0 addres 12
IDX0.IDX0_11 11 16-bit IDX0 addres 11
IDX0.IDX0_10 10 16-bit IDX0 addres 10
IDX0.IDX0_9 9 16-bit IDX0 addres 9
IDX0.IDX0_8 8 16-bit IDX0 addres 8
IDX0.IDX0_7 7 16-bit IDX0 addres 7
IDX0.IDX0_6 6 16-bit IDX0 addres 6
IDX0.IDX0_5 5 16-bit IDX0 addres 5
IDX0.IDX0_4 4 16-bit IDX0 addres 4
IDX0.IDX0_3 3 16-bit IDX0 addres 3
IDX0.IDX0_2 2 16-bit IDX0 addres 2
IDX0.IDX0_1 1 16-bit IDX0 addres 1
IDX0.IDX0_0 0 16-bit IDX0 addres 0
IDX1 0xFF0A MAC Unit Address Pointer 1
IDX1.IDX1_15 15 16-bit IDX1 addres 15
IDX1.IDX1_14 14 16-bit IDX1 addres 14
IDX1.IDX1_13 13 16-bit IDX1 addres 13
IDX1.IDX1_12 12 16-bit IDX1 addres 12
IDX1.IDX1_11 11 16-bit IDX1 addres 11
IDX1.IDX1_10 10 16-bit IDX1 addres 10
IDX1.IDX1_9 9 16-bit IDX1 addres 9
IDX1.IDX1_8 8 16-bit IDX1 addres 8
IDX1.IDX1_7 7 16-bit IDX1 addres 7
IDX1.IDX1_6 6 16-bit IDX1 addres 6
IDX1.IDX1_5 5 16-bit IDX1 addres 5
IDX1.IDX1_4 4 16-bit IDX1 addres 4
IDX1.IDX1_3 3 16-bit IDX1 addres 3
IDX1.IDX1_2 2 16-bit IDX1 addres 2
IDX1.IDX1_1 1 16-bit IDX1 addres 1
IDX1.IDX1_0 0 16-bit IDX1 addres 0
BUSCON0 0xFF0C Bus Configuration Register 0
BUSCON0.CSWEN0 15 Write Chip Select Enable
BUSCON0.CSREN0 14 Read Chip Select Enable
BUSCON0.RDYPOL0 13 Ready Active Level Control
BUSCON0.RDYEN0 12 READY Input Enable
BUSCON0.BUSACT0 10 Bus Active Control
BUSCON0.ALECTL0 9 ALE Lengthening Control
BUSCON0.BTYP7 7 External Bus Configuration bit 7
BUSCON0.BTYP6 6 External Bus Configuration bit 6
BUSCON0.MTTC0 5 Memory Tristate Time Control
BUSCON0.RWDC0 4 Read/Write Delay Control for BUSCONx
BUSCON0.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON0.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON0.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON0.MCTC0 0 Memory Cycle Time Control bit 0
MDC 0xFF0E CPU Multiply Divide Control Register
MDC.MDRIU 4 Multiply/Divide Register In Use
PSW 0xFF10 CPU Program Status Word
PSW.ILVL15 15 ILVL15 - Interrupt and EBC Control Field
PSW.ILVL14 14 ILVL14 - Interrupt and EBC Control Field
PSW.ILVL13 13 ILVL13 - Interrupt and EBC Control Field
PSW.ILVL12 12 ILVL12 - Interrupt and EBC Control Field
PSW.IEN 11 IEN - Interrupt and EBC Control Field
PSW.HLDEN 10 HLDEN - Interrupt and EBC Control Field
PSW.USR0 6 User General Purpose Flag
PSW.MULIP 5 Multiplication/Division In Progress
PSW.E 4 End of Table Flag
PSW.Z 3 Zero Flag
PSW.V 2 Overflow Result
PSW.C 1 Carry Flag
PSW.N 0 Negative Result
SYSCON 0xFF12 CPU System Configuration Register 0xx0h
SYSCON.STKSZ15 15 System Stack Size bit 15
SYSCON.STKSZ14 14 System Stack Size bit 14
SYSCON.STKSZ13 13 System Stack Size bit 13
SYSCON.ROMS1 12 Internal ROM Mapping
SYSCON.SGTDIS 11 Segmentation Disable/Enable Control
SYSCON.ROMEN 10 Internal ROM Enable
SYSCON.BYTDIS 9 Disable/Enable Control for Pin BHE
SYSCON.CLKEN 8 System Clock Output Enable
SYSCON.WRCFG 7 Write Configuration Control
SYSCON.CSCFG 6 Chip Select Configuration Control
SYSCON.PWDCFG 5 Power Down Mode Configuration Control
SYSCON.OWDDIS 4 Oscillator Watchdog disable control
SYSCON.BDRSTEN 3 Bidirectional Reset Enable
SYSCON.SSPEN 2 Xperipheral SSP Enable Control
SYSCON.VISIBLE 1 Visible Mode Control
SYSCON.XPERSHARE 0 XBUS Peripheral Share Mode Control
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON1.CSWEN1 15 Write Chip Select Enable
BUSCON1.CSREN1 14 Read Chip Select Enable
BUSCON1.RDYPOL1 13 Ready Active Level Control
BUSCON1.RDYEN1 12 READY Input Enable
BUSCON1.BUSACT1 10 Bus Active Control
BUSCON1.ALECTL1 9 ALE Lengthening Control
BUSCON1.BTYP7 7 External Bus Configuration bit 7
BUSCON1.BTYP6 6 External Bus Configuration bit 6
BUSCON1.MTTC1 5 Memory Tristate Time Control
BUSCON1.RWDC1 4 Read/Write Delay Control for BUSCONx
BUSCON1.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON1.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON1.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON1.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON2.CSWEN2 15 Write Chip Select Enable
BUSCON2.CSREN2 14 Read Chip Select Enable
BUSCON2.RDYPOL2 13 Ready Active Level Control
BUSCON2.RDYEN2 12 READY Input Enable
BUSCON2.BUSACT2 10 Bus Active Control
BUSCON2.ALECTL2 9 ALE Lengthening Control
BUSCON2.BTYP7 7 External Bus Configuration bit 7
BUSCON2.BTYP6 6 External Bus Configuration bit 6
BUSCON2.MTTC2 5 Memory Tristate Time Control
BUSCON2.RWDC2 4 Read/Write Delay Control for BUSCONx
BUSCON2.MCTC3 3 Memory Cycle Time Control bit3
BUSCON2.MCTC2 2 Memory Cycle Time Control bit2
BUSCON2.MCTC1 1 Memory Cycle Time Control bit1
BUSCON2.MCTC0 0 Memory Cycle Time Control bit0
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON3.CSWEN3 15 Write Chip Select Enable
BUSCON3.CSREN3 14 Read Chip Select Enable
BUSCON3.RDYPOL3 13 Ready Active Level Control
BUSCON3.RDYEN3 12 READY Input Enable
BUSCON3.BUSACT3 10 Bus Active Control
BUSCON3.ALECTL3 9 ALE Lengthening Control
BUSCON3.BTYP7 7 External Bus Configuration bit 7
BUSCON3.BTYP6 6 External Bus Configuration bit 6
BUSCON3.MTTC3 5 Memory Tristate Time Control
BUSCON3.RWDC3 4 Read/Write Delay Control for BUSCONx
BUSCON3.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON3.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON3.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON3.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON4 0xFF1A Bus Configuration Register 4
BUSCON4.CSWEN4 15 Write Chip Select Enable
BUSCON4.CSREN4 14 Read Chip Select Enable
BUSCON4.RDYPOL4 13 Ready Active Level Control
BUSCON4.RDYEN4 12 READY Input Enable
BUSCON4.BUSACT4 10 Bus Active Control
BUSCON4.ALECTL4 9 ALE Lengthening Control
BUSCON4.BTYP7 7 External Bus Configuration bit 7
BUSCON4.BTYP6 6 External Bus Configuration bit 6
BUSCON4.MTTC4 5 Memory Tristate Time Control
BUSCON4.RWDC4 4 Read/Write Delay Control for BUSCONx
BUSCON4.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON4.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON4.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON4.MCTC0 0 Memory Cycle Time Control bit 0
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
PWMCON0 0xFF30 PWM Module Control Register 0
PWMCON0.PIR3 15 PWM Channel 3 Individual Interrupt Request Flag
PWMCON0.PIR2 14
PWMCON0.PIR1 13
PWMCON0.PIR0 12
PWMCON0.PIE3 11 PWM Channel 3 Individual Interrupt Enable Control
PWMCON0.PIE2 10
PWMCON0.PIE1 9
PWMCON0.PIE0 8
PWMCON0.PT3 7 PWM Timer PT3 Input Clock Control
PWMCON0.PT2 6
PWMCON0.PT1 5
PWMCON0.PT0 4
PWMCON0.PTR3 3 PWM Timer PT3 Run Control
PWMCON0.PTR2 2
PWMCON0.PTR1 1
PWMCON0.PTR0 0
PWMCON1 0xFF32 PWM Module Control Register 1
PWMCON1.PS3 15 PWM Channel 3 Single Shot Mode Control Bit
PWMCON1.PS2 14
PWMCON1.PB01 12
PWMCON1.PM3 7 PWM Channel 3 Mode Control
PWMCON1.PM2 6
PWMCON1.PM1 5
PWMCON1.PM0 4
PWMCON1.PEN3 3 PWM Channel 3 Output Enable Control
PWMCON1.PEN2 2
PWMCON1.PEN1 1
PWMCON1.PEN0 0
T2CON 0xFF40 GPT1 Timer 2 Control Register
T2CON.T2UDE 8 Timer 2 External Up/Down Enable
T2CON.T2UD 7 Timer 2 Up / Down Control
T2CON.T2R 6 Timer 2 Run Bit
T2CON.T2M5 5 Timer 2 Mode Control (Basic Operating Mode) bit 5
T2CON.T2M4 4 Timer 2 Mode Control (Basic Operating Mode) bit 4
T2CON.T2M3 3 Timer 2 Mode Control (Basic Operating Mode) bit 3
T2CON.T2I2 2 Timer 2 Input Selection bit 2
T2CON.T2I1 1 Timer 2 Input Selection bit 1
T2CON.T2I0 0 Timer 2 Input Selection bit 0
T3CON 0xFF42 GPT1 Timer 3 Control Register
T3CON.T3OTL 10 Timer 3 Output Toggle Latch
T3CON.T3OE 9 Alternate Output Function Enable
T3CON.T3UDE 8 Timer 3 External Up/Down Enable
T3CON.T3UD 7 Timer 3 Up / Down Control
T3CON.T3R 6 Timer 3 Run Bit
T3CON.T3M5 5 Timer 3 Mode Control (Basic Operating Mode) bit 5
T3CON.T3M4 4 Timer 3 Mode Control (Basic Operating Mode) bit 4
T3CON.T3M3 3 Timer 3 Mode Control (Basic Operating Mode) bit 3
T3CON.T3I2 2 Timer 3 Input Selection bit 2
T3CON.T3I1 1 Timer 3 Input Selection bit 1
T3CON.T3I0 0 Timer 3 Input Selection bit 0
T4CON 0xFF44 GPT1 Timer 4 Control Register
T4CON.T4UDE 8 Timer 4 External Up/Down Enable
T4CON.T4UD 7 Timer 4 Up / Down Control
T4CON.T4R 6 Timer 4 Run Bit
T4CON.T4M5 5 Timer 4 Mode Control (Basic Operating Mode) bit 5
T4CON.T4M4 4 Timer 4 Mode Control (Basic Operating Mode) bit 4
T4CON.T4M3 3 Timer 4 Mode Control (Basic Operating Mode) bit 3
T4CON.T4I2 2 Timer 4 Input Selection bit 2
T4CON.T4I1 1 Timer 4 Input Selection bit 1
T4CON.T4I0 0 Timer 4 Input Selection bit 0
T5CON 0xFF46 GPT2 Timer 5 Control Register
T5CON.T5SC 15 Timer 5 Capture Mode Enable
T5CON.T5CLR 14 Timer 5 Clear Bit
T5CON.CI13 13 Register CAPREL Input Selection bit 13
T5CON.CI12 12 Register CAPREL Input Selection bit 12
T5CON.CT3 9
T5CON.T5UDE 8 Timer 5 External Up/Down Enable
T5CON.T5UD 7 Timer 5 Up / Down Control
T5CON.T5R 5 Timer 5 Run Bit
T5CON.T5M4 4 Timer 5 Mode Control (Basic Operating Mode) bit 4
T5CON.T5M3 3 Timer 5 Mode Control (Basic Operating Mode) bit 3
T5CON.T5I2 2 Timer 5 Input Selection bit 2
T5CON.T5I1 1 Timer 5 Input Selection bit 1
T5CON.T5I0 0 Timer 5 Input Selection bit 0
T6CON 0xFF48 GPT2 Timer 6 Control Register
T6CON.T6SR 15 Timer 6 Reload Mode Enable
T6CON.T6OTL 10 Timer 6 Output Toggle Latch
T6CON.T6OE 9 Alternate Output Function Enable
T6CON.T6UDE 8 Timer 6 External Up/Down Enable
T6CON.T6UD 7 Timer 6 Up / Down Control
T6CON.T6R 6 Timer 6 Run Bit
T6CON.T6M5 5 Timer 6 Mode Control (Basic Operating Mode) bit 5
T6CON.T6M4 4 Timer 6 Mode Control (Basic Operating Mode) bit 4
T6CON.T6M3 3 Timer 6 Mode Control (Basic Operating Mode) bit 3
T6CON.T6I2 2 Timer 6 Input Selection bit 2
T6CON.T6I1 1 Timer 6 Input Selection bit 1
T6CON.T6I0 0 Timer 6 Input Selection bit 0
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T2IC.T2IR 7
T2IC.T2IE 6
T2IC.ILVL5 5
T2IC.ILVL4 4
T2IC.ILVL3 3
T2IC.ILVL2 2
T2IC.GLVL1 1
T2IC.GLVL0 0
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T3IC.T3IR 7
T3IC.T3IE 6
T3IC.ILVL5 5
T3IC.ILVL4 4
T3IC.ILVL3 3
T3IC.ILVL2 2
T3IC.GLVL1 1
T3IC.GLVL0 0
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T4IC.T4IR 7
T4IC.T4IE 6
T4IC.ILVL5 5
T4IC.ILVL4 4
T4IC.ILVL3 3
T4IC.ILVL2 2
T4IC.GLVL1 1
T4IC.GLVL0 0
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T5IC.T5IR 7
T5IC.T5IE 6
T5IC.ILVL5 5
T5IC.ILVL4 4
T5IC.ILVL3 3
T5IC.ILVL2 2
T5IC.GLVL1 1
T5IC.GLVL0 0
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
T6IC.T6IR 7
T6IC.T6IE 6
T6IC.ILVL5 5
T6IC.ILVL4 4
T6IC.ILVL3 3
T6IC.ILVL2 2
T6IC.GLVL1 1
T6IC.GLVL0 0
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
CRIC.CRIR 7
CRIC.CRIE 6
CRIC.ILVL5 5
CRIC.ILVL4 4
CRIC.ILVL3 3
CRIC.ILVL2 2
CRIC.GLVL1 1
CRIC.GLVL0 0
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0TIC.S0TIR 7
S0TIC.S0TIE 6
S0TIC.ILVL5 5
S0TIC.ILVL4 4
S0TIC.ILVL3 3
S0TIC.ILVL2 2
S0TIC.GLVL1 1
S0TIC.GLVL0 0
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Reg.
S0RIC.S0RIR 7
S0RIC.S0RIE 6
S0RIC.ILVL5 5
S0RIC.ILVL4 4
S0RIC.ILVL3 3
S0RIC.ILVL2 2
S0RIC.GLVL1 1
S0RIC.GLVL0 0
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Control Register
S0EIC.S0EIR 7
S0EIC.S0EIE 6
S0EIC.ILVL5 5
S0EIC.ILVL4 4
S0EIC.ILVL3 3
S0EIC.ILVL2 2
S0EIC.GLVL1 1
S0EIC.GLVL0 0
CC8IC 0xFF88 EX0IN Interrupt Control Register
CC8IC.CC8IR 7
CC8IC.CC8IE 6
CC8IC.ILVL5 5
CC8IC.ILVL4 4
CC8IC.ILVL3 3
CC8IC.ILVL2 2
CC8IC.GLVL1 1
CC8IC.GLVL0 0
CC9IC 0xFF8A EX1IN Interrupt Control Register
CC9IC.CC9IR 7
CC9IC.CC9IE 6
CC9IC.ILVL5 5
CC9IC.ILVL4 4
CC9IC.ILVL3 3
CC9IC.ILVL2 2
CC9IC.GLVL1 1
CC9IC.GLVL0 0
CC10IC 0xFF8C EX2IN Interrupt Control Register
CC10IC.CC10IR 7
CC10IC.CC10IE 6
CC10IC.ILVL5 5
CC10IC.ILVL4 4
CC10IC.ILVL3 3
CC10IC.ILVL2 2
CC10IC.GLVL1 1
CC10IC.GLVL0 0
CC11IC 0xFF8E EX3IN Interrupt Control Register
CC11IC.CC11IR 7
CC11IC.CC11IE 6
CC11IC.ILVL5 5
CC11IC.ILVL4 4
CC11IC.ILVL3 3
CC11IC.ILVL2 2
CC11IC.GLVL1 1
CC11IC.GLVL0 0
CC12IC 0xFF90
CC12IC.CC12IR 7
CC12IC.CC12IE 6
CC13IC 0xFF92
CC13IC.CC13IR 7
CC13IC.CC13IE 6
CC14IC 0xFF94
CC14IC.CC14IR 7
CC14IC.CC14IE 6
CC15IC 0xFF96
CC15IC.CC15IR 7
CC15IC.CC15IE 6
P5 0xFFA2 Port 5 Register (read only)
P5.T2EUD 15
P5.T4EUD 14
P5.T5IN 13
P5.T6IN 12
P5.T5EUD 11
P5.T6EUD 10
TFR 0xFFAC Trap Flag Register
TFR.NMI 15 Non Maskable Interrupt Flag
TFR.STKOF 14 Stack Overflow Flag
TFR.STKUF 13 Stack Underflow Flag
TFR.UNDOPC 7 Undefined Opcode Flag
TFR.MACTFR 6
TFR.PRTFLT 3 Protection Fault Flag
TFR.ILLOPA 2 Illegal Word Operand Access Flag
TFR.ILLINA 1 Illegal Instruction Access Flag
TFR.ILLBUS 0 Illegal External Bus Access Flag
WDTCON 0xFFAE Watchdog Timer Control Register
WDTCON.WDTREL15 15 Watchdog Timer Reload Value (for the high byte) bit 15
WDTCON.WDTREL14 14 Watchdog Timer Reload Value (for the high byte) bit 14
WDTCON.WDTREL13 13 Watchdog Timer Reload Value (for the high byte) bit 13
WDTCON.WDTREL12 12 Watchdog Timer Reload Value (for the high byte) bit 12
WDTCON.WDTREL11 11 Watchdog Timer Reload Value (for the high byte) bit 11
WDTCON.WDTREL10 10 Watchdog Timer Reload Value (for the high byte) bit 10
WDTCON.WDTREL9 9 Watchdog Timer Reload Value (for the high byte) bit 9
WDTCON.WDTREL8 8 Watchdog Timer Reload Value (for the high byte) bit 8
WDTCON.WDTR 1 Watchdog Timer Reset Indication Flag
WDTCON.WDTIN 0 Watchdog Timer Input Frequency Selection
S0CON 0xFFB0 Serial Channel 0 Control Register
S0CON.S0R 15 Baudrate Generator Run Bit
S0CON.S0LB 14 LoopBack Mode Enable Bit
S0CON.S0BRS 13 Baudrate Selection Bit
S0CON.S0ODD 12 Parity Selection Bit
S0CON.S0OE 10 Overrun Error Flag
S0CON.S0FE 9 Framing Error Flag
S0CON.S0PE 8 Parity Error Flag
S0CON.S0OEN 7 Overrun Check Enable Bit
S0CON.S0FEN 6 Framing Check Enable Bitasync. operation
S0CON.S0PEN 5 Parity Check Enable Bitasync. operation
S0CON.S0REN 4 Receiver Enable Bit
S0CON.S0STP 3 Number of Stop Bits Selection
S0CON.S0M2 2 ASC0 Mode Control bit 2
S0CON.S0M1 1 ASC0 Mode Control bit 1
S0CON.S0M0 0 ASC0 Mode Control bit 0
P2 0xFFC0 Port 2 Register (4 bits)
P2.P2_11 11 Port data register P2 bit 11
P2.P2_10 10 Port data register P2 bit 10
P2.P2_9 9 Port data register P2 bit 9
P2.P2_8 8 Port data register P2 bit 8
DP2 0xFFC2 Port 2 Direction Control Register
DP2.DP2_11 11 Port direction register DP2 bit 11
DP2.DP2_10 10 Port direction register DP2 bit 10
DP2.DP2_9 9 Port direction register DP2 bit 9
DP2.DP2_8 8 Port direction register DP2 bit 8
P3 0xFFC4 Port 3 Register
P3.P3_15 15 Port data register P3 bit 15
P3.P3_13 13 Port data register P3 bit 13
P3.P3_12 12 Port data register P3 bit 12
P3.P3_11 11 Port data register P3 bit 11
P3.P3_10 10 Port data register P3 bit 10
P3.P3_9 9 Port data register P3 bit 9
P3.P3_8 8 Port data register P3 bit 8
P3.T2IN 7
P3.T3IN 6
P3.T4IN 5
P3.T3EUD 4
P3.T3OUT 3
P3.CAPIN 2
P3.T6OUT 1
P3.P3_0 0 Port data register P3 bit 0
DP3 0xFFC6 Port 3 Direction Control Register
DP3.DP3_15 15 Port direction register DP3 bit 15
DP3.DP3_13 13 Port direction register DP3 bit 13
DP3.DP3_12 12 Port direction register DP3 bit 12
DP3.DP3_11 11 Port direction register DP3 bit 11
DP3.DP3_10 10 Port direction register DP3 bit 10
DP3.DP3_9 9 Port direction register DP3 bit 9
DP3.DP3_8 8 Port direction register DP3 bit 8
DP3.DP3_7 7 Port direction register DP3 bit 7
DP3.DP3_6 6 Port direction register DP3 bit 6
DP3.DP3_5 5 Port direction register DP3 bit 5
DP3.DP3_4 4 Port direction register DP3 bit 4
DP3.DP3_3 3 Port direction register DP3 bit 3
DP3.DP3_2 2 Port direction register DP3 bit 2
DP3.DP3_1 1 Port direction register DP3 bit 1
DP3.DP3_0 0 Port direction register DP3 bit 0
P4 0xFFC8 Port 4 Register (8 bits)
P4.P4_7 7 Port data register P4 bit 7
P4.P4_6 6 Port data register P4 bit 6
P4.P4_5 5 Port data register P4 bit 5
P4.P4_4 4 Port data register P4 bit 4
P4.P4_3 3 Port data register P4 bit 3
P4.P4_2 2 Port data register P4 bit 2
P4.P4_1 1 Port data register P4 bit 1
P4.P4_0 0 Port data register P4 bit 0
DP4 0xFFCA Port 4 Direction Control Register
DP4.DP4_7 7 Port direction register DP4 bit 7
DP4.DP4_6 6 Port direction register DP4 bit 6
DP4.DP4_5 5 Port direction register DP4 bit 5
DP4.DP4_4 4 Port direction register DP4 bit 4
DP4.DP4_3 3 Port direction register DP4 bit 3
DP4.DP4_2 2 Port direction register DP4 bit 2
DP4.DP4_1 1 Port direction register DP4 bit 1
DP4.DP4_0 0 Port direction register DP4 bit 0
P6 0xFFCC Port 6 Register (8 bits)
P6.P6_7 7 Port data register P6 bit 7
P6.P6_6 6 Port data register P6 bit 6
P6.P6_5 5 Port data register P6 bit 5
P6.P6_4 4 Port data register P6 bit 4
P6.P6_3 3 Port data register P6 bit 3
P6.P6_2 2 Port data register P6 bit 2
P6.P6_1 1 Port data register P6 bit 1
P6.P6_0 0 Port data register P6 bit 0
DP6 0xFFCE Port 6 Direction Control Register
DP6.DP6_7 7 Port direction register DP6 bit 7
DP6.DP6_6 6 Port direction register DP6 bit 6
DP6.DP6_5 5 Port direction register DP6 bit 5
DP6.DP6_4 4 Port direction register DP6 bit 4
DP6.DP6_3 3 Port direction register DP6 bit 3
DP6.DP6_2 2 Port direction register DP6 bit 2
DP6.DP6_1 1 Port direction register DP6 bit 1
DP6.DP6_0 0 Port direction register DP6 bit 0
P7 0xFFD0 Port 7 Register (4 bits)
P7.P7_3 3 Port data register P7 bit 3
P7.P7_2 2 Port data register P7 bit 2
P7.P7_1 1 Port data register P7 bit 1
P7.P7_0 0 Port data register P7 bit 0
DP7 0xFFD2 Port 7 Direction Control Register
DP7.DP7_3 3 Port direction register DP7 bit 3
DP7.DP7_2 2 Port direction register DP7 bit 2
DP7.DP7_1 1 Port direction register DP7 bit 1
DP7.DP7_0 0 Port direction register DP7 bit 0
MRW 0xFFDA EDh MAC Unit Repeat Word
MRW.MR 15 Repeat Flag
MRW.Repeat_Count_12 12 13-bit unsigned integer value bit 12
MRW.Repeat_Count_11 11 13-bit unsigned integer value bit 11
MRW.Repeat_Count_10 10 13-bit unsigned integer value bit 10
MRW.Repeat_Count_9 9 13-bit unsigned integer value bit 9
MRW.Repeat_Count_8 8 13-bit unsigned integer value bit 8
MRW.Repeat_Count_7 7 13-bit unsigned integer value bit 7
MRW.Repeat_Count_6 6 13-bit unsigned integer value bit 6
MRW.Repeat_Count_5 5 13-bit unsigned integer value bit 5
MRW.Repeat_Count_4 4 13-bit unsigned integer value bit 4
MRW.Repeat_Count_3 3 13-bit unsigned integer value bit 3
MRW.Repeat_Count_2 2 13-bit unsigned integer value bit 2
MRW.Repeat_Count_1 1 13-bit unsigned integer value bit 1
MRW.Repeat_Count_0 0 13-bit unsigned integer value bit 0
MCW 0xFFDC MAC Unit Control Word
MCW.MIE 15 MAC Interrupt Enable
MCW.LM 14 SL Mask
MCW.EM 13 E Mask
MCW.VM 12 SV Mask
MCW.CM 11 C Mask
MCW.MP 10 Product Shift Mode
MCW.MS 9 Saturation Mode
MSW 0xFFDE EFh MAC Unit Status Word
MSW.MIR 15 MAC Interrupt Request
MSW.SL 13 Sticky Limit Flag
MSW.E 12 Extension Flag
MSW.SV 11 Sticky Overflow Flag
MSW.C 10 Carry Flag
MSW.Z 9 Zero Flag
MSW.N 8 Negative Flag
MSW.MAE7 7 Accumulator Extension bit 7
MSW.MAE6 6 Accumulator Extension bit 6
MSW.MAE5 5 Accumulator Extension bit 5
MSW.MAE4 4 Accumulator Extension bit 4
MSW.MAE3 3 Accumulator Extension bit 3
MSW.MAE2 2 Accumulator Extension bit 2
MSW.MAE1 1 Accumulator Extension bit 1
MSW.MAE0 0 Accumulator Extension bit 0
.ST10X167
; 167crum.pdf, ST10X167_U_M.pdf
; MEMORY MAP
area DATA ROM_FLASH 0x0000:0x8000 Internal ROM or Flash Area and depending on device External Memory for Romless device
area DATA MEM_EXT 0x8000:0xE000 External Memory
area DATA XRAM 0xE000:0xE800
area DATA CAN 0xEF00:0xF000
area DATA E_SFR 0xF000:0xF200 ESFR area 512 Byte (reserved)
area BSS RESERVED 0xF200:0xF600
area DATA IRAM 0xF600:0xFE00
area DATA SFR 0xFE00:0x10000
; Interrupt and reset vector assignments
entry RESET 0x0000 RESET
entry NMITRAP 0x0008 NMITRAP Non-Maskable Interrupt (Class A Hardware Traps)
entry STOTRAP 0x0010 STOTRAP Stack Overflow (Class A Hardware Traps)
entry STUTRAP 0x0018 STUTRAP Stack Underflow (Class A Hardware Traps)
entry BTRAP 0x0028 BTRAP Class B Hardware Traps
entry CC0INT 0x0040 CAPCOM Register 0
entry CC1INT 0x0044 CAPCOM Register 1
entry CC2INT 0x0048 CAPCOM Register 2
entry CC3INT 0x004C CAPCOM Register 3
entry CC4INT 0x0050 CAPCOM Register 4
entry CC5INT 0x0054 CAPCOM Register 5
entry CC6INT 0x0058 CAPCOM Register 6
entry CC7INT 0x005C CAPCOM Register 7
entry CC8INT 0x0060 CAPCOM Register 8
entry CC9INT 0x0064 CAPCOM Register 9
entry CC10INT 0x0068 CAPCOM Register 10
entry CC11INT 0x006C CAPCOM Register 11
entry CC12INT 0x0070 CAPCOM Register 12
entry CC13INT 0x0074 CAPCOM Register 13
entry CC14INT 0x0078 CAPCOM Register 14
entry CC15INT 0x007C CAPCOM Register 15
entry T0INT 0x0080 CAPCOM Timer 0
entry T1INT 0x0084 CAPCOM Timer 1
entry T2INT 0x0088 GPT1 Timer 2
entry T3INT 0x008C GPT1 Timer 3
entry T4INT 0x0090 GPT1 Timer 4
entry T5INT 0x0094 GPT2 Timer 5
entry T6INT 0x0098 GPT2 Timer 6
entry CRINT 0x009C GPT2 CAPREL Reg.
entry ADCINT 0x00A0 A/D Conversion Complete
entry ADEINT 0x00A4 A/D Overrun Error
entry S0TINT 0x00A8 ASC0 Transmit
entry S0RINT 0x00AC ASC0 Receive
entry S0EINT 0x00B0 ASC0 Error
entry SCTINT 0x00B4 SSC Transmit
entry SCRINT 0x00B8 SSC Receive
entry SCEINT 0x00BC SSC Error
entry CC16INT 0x00C0 CAPCOM Register 16
entry CC17INT 0x00C4 CAPCOM Register 17
entry CC18INT 0x00C8 CAPCOM Register 18
entry CC19INT 0x00CC CAPCOM Register 19
entry CC20INT 0x00D0 CAPCOM Register 20
entry CC21INT 0x00D4 CAPCOM Register 21
entry CC22INT 0x00D8 CAPCOM Register 22
entry CC23INT 0x00DC CAPCOM Register 23
entry CC24INT 0x00E0 CAPCOM Register 24
entry CC25INT 0x00E4 CAPCOM Register 25
entry CC26INT 0x00E8 CAPCOM Register 26
entry CC27INT 0x00EC CAPCOM Register 27
entry CC28INT 0x00F0 CAPCOM Register 28
entry T7INT 0x00F4 CAPCOM Timer 7
entry T8INT 0x00F8 CAPCOM Timer 8
entry PWMINT 0x00FC PWM Channel 0_3
entry XP0INT 0x0100 CAN1
entry XP1INT 0x0104 Unassigned node
entry XP2INT 0x0108 Unassigned node
entry XP3INT 0x010C PLL/OWD
entry CC29INT 0x0110 CAPCOM Register 29
entry CC30INT 0x0114 CAPCOM Register 30
entry CC31INT 0x0118 CAPCOM Register 31
entry S0TBINT 0x011C ASC0 Transmit Buffer
; INPUT/OUTPUT PORTS
CSR 0xEF00 CAN1 Control/Status Register
CSR.BOFF 15 Busoff Status
CSR.EWRN 14 Error Warning Status
CSR.RXOK 12 Received Message Successfully
CSR.TXOK 11 Transmitted Message Successfully
CSR.LEC10 10 Last Error Code bit 10
CSR.LEC9 9 Last Error Code bit 9
CSR.LEC8 8 Last Error Code bit 8
CSR.TM 7 Test Mode
CSR.CCE 6 Configuration Change Enable
CSR.CPS 4 Clock Prescaler Control Bit
CSR.EIE 3 Error Interrupt Enable
CSR.SIE 2 Status Change Interrupt Enable
CSR.IE 1 Interrupt Enable
CSR.INIT 0 Initialization
IR 0xEF02 CAN1 Interrupt Register
IR.INTID7 7 Interrupt Identifier bit 7
IR.INTID6 6 Interrupt Identifier bit 6
IR.INTID5 5 Interrupt Identifier bit 5
IR.INTID4 4 Interrupt Identifier bit 4
IR.INTID3 3 Interrupt Identifier bit 3
IR.INTID2 2 Interrupt Identifier bit 2
IR.INTID1 1 Interrupt Identifier bit 1
IR.INTID0 0 Interrupt Identifier bit 0
BTR 0xEF04 CAN1 Bit Timing Register
BTR.TSEG2_14 14 Time Segment after sample point bit 14
BTR.TSEG2_13 13 Time Segment after sample point bit 13
BTR.TSEG2_12 12 Time Segment after sample point bit 12
BTR.TSEG1_11 11 Time Segment before sample point bit 11
BTR.TSEG1_10 10 Time Segment before sample point bit 10
BTR.TSEG1_9 9 Time Segment before sample point bit 9
BTR.TSEG1_8 8 Time Segment before sample point bit 8
BTR.SJW7 7 (Re)Synchronization Jump Width bit 7
BTR.SJW6 6 (Re)Synchronization Jump Width bit 6
BTR.BRP5 5 Baud Rate Prescaler bit 5
BTR.BRP4 4 Baud Rate Prescaler bit 4
BTR.BRP3 3 Baud Rate Prescaler bit 3
BTR.BRP2 2 Baud Rate Prescaler bit 2
BTR.BRP1 1 Baud Rate Prescaler bit 1
BTR.BRP0 0 Baud Rate Prescaler bit 0
GMS 0xEF06 CAN1 Global Mask Short
GMS.ID20 15 Identifier 20
GMS.ID19 14 Identifier 19
GMS.ID18 13 Identifier 18
GMS.ID28 7 Identifier 28
GMS.ID27 6 Identifier 27
GMS.ID26 5 Identifier 26
GMS.ID25 4 Identifier 25
GMS.ID24 3 Identifier 24
GMS.ID23 2 Identifier 23
GMS.ID22 1 Identifier 22
GMS.ID21 0 Identifier 21
UGML 0xEF08 CAN1 Upper Global Mask Long
UGML.ID20 15 Identifier 20
UGML.ID19 14 Identifier 19
UGML.ID18 13 Identifier 18
UGML.ID17 12 Identifier 17
UGML.ID16 11 Identifier 16
UGML.ID15 10 Identifier 15
UGML.ID14 9 Identifier 14
UGML.ID13 8 Identifier 13
UGML.ID28 7 Identifier 28
UGML.ID27 6 Identifier 27
UGML.ID26 5 Identifier 26
UGML.ID25 4 Identifier 25
UGML.ID24 3 Identifier 24
UGML.ID23 2 Identifier 23
UGML.ID22 1 Identifier 22
UGML.ID21 0 Identifier 21
LGML 0xEF0A CAN1 Lower Global Mask Long
LGML.ID4 15 Identifier 4
LGML.ID3 14 Identifier 3
LGML.ID2 13 Identifier 2
LGML.ID1 12 Identifier 1
LGML.ID0 11 Identifier 0
LGML.ID12 7 Identifier 12
LGML.ID11 6 Identifier 11
LGML.ID10 5 Identifier 10
LGML.ID9 4 Identifier 9
LGML.ID8 3 Identifier 8
LGML.ID7 2 Identifier 7
LGML.ID6 1 Identifier 6
LGML.ID5 0 Identifier 5
UMLM 0xEF0C CAN1 Upper Mask of Last Message
UMLM.ID20 15 Identifier 20
UMLM.ID19 14 Identifier 19
UMLM.ID18 13 Identifier 18
UMLM.ID17 12 Identifier 17
UMLM.ID16 11 Identifier 16
UMLM.ID15 10 Identifier 15
UMLM.ID14 9 Identifier 14
UMLM.ID13 8 Identifier 13
UMLM.ID28 7 Identifier 28
UMLM.ID27 6 Identifier 27
UMLM.ID26 5 Identifier 26
UMLM.ID25 4 Identifier 25
UMLM.ID24 3 Identifier 24
UMLM.ID23 2 Identifier 23
UMLM.ID22 1 Identifier 22
UMLM.ID21 0 Identifier 21
LMLM 0xEF0E CAN1 Lower Mask of Last Message
LMLM.ID4 15 Identifier 4
LMLM.ID3 14 Identifier 3
LMLM.ID2 13 Identifier 2
LMLM.ID1 12 Identifier 1
LMLM.ID0 11 Identifier 0
LMLM.ID12 7 Identifier 12
LMLM.ID11 6 Identifier 11
LMLM.ID10 5 Identifier 10
LMLM.ID9 4 Identifier 9
LMLM.ID8 3 Identifier 8
LMLM.ID7 2 Identifier 7
LMLM.ID6 1 Identifier 6
LMLM.ID5 0 Identifier 5
C1MCR1 0xEF10 CAN1 Message Ctrl. Reg. (msg. 1)
C1MCR1.RMTPND15 15 Remote Pending bit 15
C1MCR1.RMTPND14 14 Remote Pending bit 14
C1MCR1.TXRQ13 13 Transmit Request bit 13
C1MCR1.TXRQ12 12 Transmit Request bit 12
C1MCR1.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR1.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR1.NEWDAT9 9 New Data bit 9
C1MCR1.NEWDAT8 8 New Data bit 8
C1MCR1.MSGVAL7 7 Message Valid bit 7
C1MCR1.MSGVAL6 6 Message Valid bit 6
C1MCR1.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR1.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR1.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR1.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR1.INTPND1 1 Interrupt Pending bit 1
C1MCR1.INTPND0 0 Interrupt Pending bit 0
C1UAR1 0xEF12 CAN1 Upper Arbitration Reg. (msg. 1)
C1UAR1.ID20 15 Identifier bit 20
C1UAR1.ID19 14 Identifier bit 19
C1UAR1.ID18 13 Identifier bit 18
C1UAR1.ID17 12 Identifier bit 17
C1UAR1.ID16 11 Identifier bit 16
C1UAR1.ID15 10 Identifier bit 15
C1UAR1.ID14 9 Identifier bit 14
C1UAR1.ID13 8 Identifier bit 13
C1UAR1.ID28 7 Identifier bit 28
C1UAR1.ID27 6 Identifier bit 27
C1UAR1.ID26 5 Identifier bit 26
C1UAR1.ID25 4 Identifier bit 25
C1UAR1.ID24 3 Identifier bit 24
C1UAR1.ID23 2 Identifier bit 23
C1UAR1.ID22 1 Identifier bit 22
C1UAR1.ID21 0 Identifier bit 21
C1LAR1 0xEF14 CAN1 Lower Arbitration Reg. (msg. 1)
C1LAR1.ID4 15 Identifier bit 4
C1LAR1.ID3 14 Identifier bit 3
C1LAR1.ID2 13 Identifier bit 2
C1LAR1.ID1 12 Identifier bit 1
C1LAR1.ID0 11 Identifier bit 0
C1LAR1.ID12 7 Identifier bit 12
C1LAR1.ID11 6 Identifier bit 11
C1LAR1.ID10 5 Identifier bit 10
C1LAR1.ID9 4 Identifier bit 9
C1LAR1.ID8 3 Identifier bit 8
C1LAR1.ID7 2 Identifier bit 7
C1LAR1.ID6 1 Identifier bit 6
C1LAR1.ID5 0 Identifier bit 5
C1MCFG1 0xEF16 CAN1 Message Configuration Register (msg. 1)
C1MCFG1.DLC7 7 Data Length Code bit 7
C1MCFG1.DLC6 6 Data Length Code bit 6
C1MCFG1.DLC5 5 Data Length Code bit 5
C1MCFG1.DLC4 4 Data Length Code bit 4
C1MCFG1.DIR 3 Message Direction
C1MCFG1.XTD 2 Extended Identifier
C1MCR2 0xEF20 CAN1 Message Ctrl. Reg. (msg. 2)
C1MCR2.RMTPND15 15 Remote Pending bit 15
C1MCR2.RMTPND14 14 Remote Pending bit 14
C1MCR2.TXRQ13 13 Transmit Request bit 13
C1MCR2.TXRQ12 12 Transmit Request bit 12
C1MCR2.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR2.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR2.NEWDAT9 9 New Data bit 9
C1MCR2.NEWDAT8 8 New Data bit 8
C1MCR2.MSGVAL7 7 Message Valid bit 7
C1MCR2.MSGVAL6 6 Message Valid bit 6
C1MCR2.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR2.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR2.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR2.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR2.INTPND1 1 Interrupt Pending bit 1
C1MCR2.INTPND0 0 Interrupt Pending bit 0
C1UAR2 0xEF22 CAN1 Upper Arbitration Reg. (msg. 2)
C1UAR2.ID20 15 Identifier bit 20
C1UAR2.ID19 14 Identifier bit 19
C1UAR2.ID18 13 Identifier bit 18
C1UAR2.ID17 12 Identifier bit 17
C1UAR2.ID16 11 Identifier bit 16
C1UAR2.ID15 10 Identifier bit 15
C1UAR2.ID14 9 Identifier bit 14
C1UAR2.ID13 8 Identifier bit 13
C1UAR2.ID28 7 Identifier bit 28
C1UAR2.ID27 6 Identifier bit 27
C1UAR2.ID26 5 Identifier bit 26
C1UAR2.ID25 4 Identifier bit 25
C1UAR2.ID24 3 Identifier bit 24
C1UAR2.ID23 2 Identifier bit 23
C1UAR2.ID22 1 Identifier bit 22
C1UAR2.ID21 0 Identifier bit 21
C1LAR2 0xEF24 CAN1 Lower Arbitration Reg. (msg. 2)
C1LAR2.ID4 15 Identifier bit 4
C1LAR2.ID3 14 Identifier bit 3
C1LAR2.ID2 13 Identifier bit 2
C1LAR2.ID1 12 Identifier bit 1
C1LAR2.ID0 11 Identifier bit 0
C1LAR2.ID12 7 Identifier bit 12
C1LAR2.ID11 6 Identifier bit 11
C1LAR2.ID10 5 Identifier bit 10
C1LAR2.ID9 4 Identifier bit 9
C1LAR2.ID8 3 Identifier bit 8
C1LAR2.ID7 2 Identifier bit 7
C1LAR2.ID6 1 Identifier bit 6
C1LAR2.ID5 0 Identifier bit 5
C1MCFG2 0xEF26 CAN1 Message Configuration Register (msg. 2)
C1MCFG2.DLC7 7 Data Length Code bit 7
C1MCFG2.DLC6 6 Data Length Code bit 6
C1MCFG2.DLC5 5 Data Length Code bit 5
C1MCFG2.DLC4 4 Data Length Code bit 4
C1MCFG2.DIR 3 Message Direction
C1MCFG2.XTD 2 Extended Identifier
C1MCR3 0xEF30 CAN1 Message Ctrl. Reg. (msg. 3)
C1MCR3.RMTPND15 15 Remote Pending bit 15
C1MCR3.RMTPND14 14 Remote Pending bit 14
C1MCR3.TXRQ13 13 Transmit Request bit 13
C1MCR3.TXRQ12 12 Transmit Request bit 12
C1MCR3.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR3.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR3.NEWDAT9 9 New Data bit 9
C1MCR3.NEWDAT8 8 New Data bit 8
C1MCR3.MSGVAL7 7 Message Valid bit 7
C1MCR3.MSGVAL6 6 Message Valid bit 6
C1MCR3.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR3.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR3.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR3.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR3.INTPND1 1 Interrupt Pending bit 1
C1MCR3.INTPND0 0 Interrupt Pending bit 0
C1UAR3 0xEF32 CAN1 Upper Arbitration Reg. (msg. 3)
C1UAR3.ID20 15 Identifier bit 20
C1UAR3.ID19 14 Identifier bit 19
C1UAR3.ID18 13 Identifier bit 18
C1UAR3.ID17 12 Identifier bit 17
C1UAR3.ID16 11 Identifier bit 16
C1UAR3.ID15 10 Identifier bit 15
C1UAR3.ID14 9 Identifier bit 14
C1UAR3.ID13 8 Identifier bit 13
C1UAR3.ID28 7 Identifier bit 28
C1UAR3.ID27 6 Identifier bit 27
C1UAR3.ID26 5 Identifier bit 26
C1UAR3.ID25 4 Identifier bit 25
C1UAR3.ID24 3 Identifier bit 24
C1UAR3.ID23 2 Identifier bit 23
C1UAR3.ID22 1 Identifier bit 22
C1UAR3.ID21 0 Identifier bit 21
C1LAR3 0xEF34 CAN1 Lower Arbitration Reg. (msg. 3)
C1LAR3.ID4 15 Identifier bit 4
C1LAR3.ID3 14 Identifier bit 3
C1LAR3.ID2 13 Identifier bit 2
C1LAR3.ID1 12 Identifier bit 1
C1LAR3.ID0 11 Identifier bit 0
C1LAR3.ID12 7 Identifier bit 12
C1LAR3.ID11 6 Identifier bit 11
C1LAR3.ID10 5 Identifier bit 10
C1LAR3.ID9 4 Identifier bit 9
C1LAR3.ID8 3 Identifier bit 8
C1LAR3.ID7 2 Identifier bit 7
C1LAR3.ID6 1 Identifier bit 6
C1LAR3.ID5 0 Identifier bit 5
C1MCFG3 0xEF36 CAN1 Message Configuration Register (msg. 3)
C1MCFG3.DLC7 7 Data Length Code bit 7
C1MCFG3.DLC6 6 Data Length Code bit 6
C1MCFG3.DLC5 5 Data Length Code bit 5
C1MCFG3.DLC4 4 Data Length Code bit 4
C1MCFG3.DIR 3 Message Direction
C1MCFG3.XTD 2 Extended Identifier
C1MCR4 0xEF40 CAN1 Message Ctrl. Reg. (msg. 4)
C1MCR4.RMTPND15 15 Remote Pending bit 15
C1MCR4.RMTPND14 14 Remote Pending bit 14
C1MCR4.TXRQ13 13 Transmit Request bit 13
C1MCR4.TXRQ12 12 Transmit Request bit 12
C1MCR4.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR4.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR4.NEWDAT9 9 New Data bit 9
C1MCR4.NEWDAT8 8 New Data bit 8
C1MCR4.MSGVAL7 7 Message Valid bit 7
C1MCR4.MSGVAL6 6 Message Valid bit 6
C1MCR4.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR4.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR4.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR4.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR4.INTPND1 1 Interrupt Pending bit 1
C1MCR4.INTPND0 0 Interrupt Pending bit 0
C1UAR4 0xEF42 CAN1 Upper Arbitration Reg. (msg. 4)
C1UAR4.ID20 15 Identifier bit 20
C1UAR4.ID19 14 Identifier bit 19
C1UAR4.ID18 13 Identifier bit 18
C1UAR4.ID17 12 Identifier bit 17
C1UAR4.ID16 11 Identifier bit 16
C1UAR4.ID15 10 Identifier bit 15
C1UAR4.ID14 9 Identifier bit 14
C1UAR4.ID13 8 Identifier bit 13
C1UAR4.ID28 7 Identifier bit 28
C1UAR4.ID27 6 Identifier bit 27
C1UAR4.ID26 5 Identifier bit 26
C1UAR4.ID25 4 Identifier bit 25
C1UAR4.ID24 3 Identifier bit 24
C1UAR4.ID23 2 Identifier bit 23
C1UAR4.ID22 1 Identifier bit 22
C1UAR4.ID21 0 Identifier bit 21
C1LAR4 0xEF44 CAN1 Lower Arbitration Reg. (msg. 4)
C1LAR4.ID4 15 Identifier bit 4
C1LAR4.ID3 14 Identifier bit 3
C1LAR4.ID2 13 Identifier bit 2
C1LAR4.ID1 12 Identifier bit 1
C1LAR4.ID0 11 Identifier bit 0
C1LAR4.ID12 7 Identifier bit 12
C1LAR4.ID11 6 Identifier bit 11
C1LAR4.ID10 5 Identifier bit 10
C1LAR4.ID9 4 Identifier bit 9
C1LAR4.ID8 3 Identifier bit 8
C1LAR4.ID7 2 Identifier bit 7
C1LAR4.ID6 1 Identifier bit 6
C1LAR4.ID5 0 Identifier bit 5
C1MCFG4 0xEF46 CAN1 Message Configuration Register (msg. 4)
C1MCFG4.DLC7 7 Data Length Code bit 7
C1MCFG4.DLC6 6 Data Length Code bit 6
C1MCFG4.DLC5 5 Data Length Code bit 5
C1MCFG4.DLC4 4 Data Length Code bit 4
C1MCFG4.DIR 3 Message Direction
C1MCFG4.XTD 2 Extended Identifier
C1MCR5 0xEF50 CAN1 Message Ctrl. Reg. (msg. 5)
C1MCR5.RMTPND15 15 Remote Pending bit 15
C1MCR5.RMTPND14 14 Remote Pending bit 14
C1MCR5.TXRQ13 13 Transmit Request bit 13
C1MCR5.TXRQ12 12 Transmit Request bit 12
C1MCR5.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR5.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR5.NEWDAT9 9 New Data bit 9
C1MCR5.NEWDAT8 8 New Data bit 8
C1MCR5.MSGVAL7 7 Message Valid bit 7
C1MCR5.MSGVAL6 6 Message Valid bit 6
C1MCR5.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR5.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR5.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR5.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR5.INTPND1 1 Interrupt Pending bit 1
C1MCR5.INTPND0 0 Interrupt Pending bit 0
C1UAR5 0xEF52 CAN1 Upper Arbitration Reg. (msg. 5)
C1UAR5.ID20 15 Identifier bit 20
C1UAR5.ID19 14 Identifier bit 19
C1UAR5.ID18 13 Identifier bit 18
C1UAR5.ID17 12 Identifier bit 17
C1UAR5.ID16 11 Identifier bit 16
C1UAR5.ID15 10 Identifier bit 15
C1UAR5.ID14 9 Identifier bit 14
C1UAR5.ID13 8 Identifier bit 13
C1UAR5.ID28 7 Identifier bit 28
C1UAR5.ID27 6 Identifier bit 27
C1UAR5.ID26 5 Identifier bit 26
C1UAR5.ID25 4 Identifier bit 25
C1UAR5.ID24 3 Identifier bit 24
C1UAR5.ID23 2 Identifier bit 23
C1UAR5.ID22 1 Identifier bit 22
C1UAR5.ID21 0 Identifier bit 21
C1LAR5 0xEF54 CAN1 Lower Arbitration Reg. (msg. 5)
C1LAR5.ID4 15 Identifier bit 4
C1LAR5.ID3 14 Identifier bit 3
C1LAR5.ID2 13 Identifier bit 2
C1LAR5.ID1 12 Identifier bit 1
C1LAR5.ID0 11 Identifier bit 0
C1LAR5.ID12 7 Identifier bit 12
C1LAR5.ID11 6 Identifier bit 11
C1LAR5.ID10 5 Identifier bit 10
C1LAR5.ID9 4 Identifier bit 9
C1LAR5.ID8 3 Identifier bit 8
C1LAR5.ID7 2 Identifier bit 7
C1LAR5.ID6 1 Identifier bit 6
C1LAR5.ID5 0 Identifier bit 5
C1MCFG5 0xEF56 CAN1 Message Configuration Register (msg. 5)
C1MCFG5.DLC7 7 Data Length Code bit 7
C1MCFG5.DLC6 6 Data Length Code bit 6
C1MCFG5.DLC5 5 Data Length Code bit 5
C1MCFG5.DLC4 4 Data Length Code bit 4
C1MCFG5.DIR 3 Message Direction
C1MCFG5.XTD 2 Extended Identifier
C1MCR6 0xEF60 CAN1 Message Ctrl. Reg. (msg. 6)
C1MCR6.RMTPND15 15 Remote Pending bit 15
C1MCR6.RMTPND14 14 Remote Pending bit 14
C1MCR6.TXRQ13 13 Transmit Request bit 13
C1MCR6.TXRQ12 12 Transmit Request bit 12
C1MCR6.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR6.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR6.NEWDAT9 9 New Data bit 9
C1MCR6.NEWDAT8 8 New Data bit 8
C1MCR6.MSGVAL7 7 Message Valid bit 7
C1MCR6.MSGVAL6 6 Message Valid bit 6
C1MCR6.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR6.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR6.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR6.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR6.INTPND1 1 Interrupt Pending bit 1
C1MCR6.INTPND0 0 Interrupt Pending bit 0
C1UAR6 0xEF62 CAN1 Upper Arbitration Reg. (msg. 6)
C1UAR6.ID20 15 Identifier bit 20
C1UAR6.ID19 14 Identifier bit 19
C1UAR6.ID18 13 Identifier bit 18
C1UAR6.ID17 12 Identifier bit 17
C1UAR6.ID16 11 Identifier bit 16
C1UAR6.ID15 10 Identifier bit 15
C1UAR6.ID14 9 Identifier bit 14
C1UAR6.ID13 8 Identifier bit 13
C1UAR6.ID28 7 Identifier bit 28
C1UAR6.ID27 6 Identifier bit 27
C1UAR6.ID26 5 Identifier bit 26
C1UAR6.ID25 4 Identifier bit 25
C1UAR6.ID24 3 Identifier bit 24
C1UAR6.ID23 2 Identifier bit 23
C1UAR6.ID22 1 Identifier bit 22
C1UAR6.ID21 0 Identifier bit 21
C1LAR6 0xEF64 CAN1 Lower Arbitration Reg. (msg. 6)
C1LAR6.ID4 15 Identifier bit 4
C1LAR6.ID3 14 Identifier bit 3
C1LAR6.ID2 13 Identifier bit 2
C1LAR6.ID1 12 Identifier bit 1
C1LAR6.ID0 11 Identifier bit 0
C1LAR6.ID12 7 Identifier bit 12
C1LAR6.ID11 6 Identifier bit 11
C1LAR6.ID10 5 Identifier bit 10
C1LAR6.ID9 4 Identifier bit 9
C1LAR6.ID8 3 Identifier bit 8
C1LAR6.ID7 2 Identifier bit 7
C1LAR6.ID6 1 Identifier bit 6
C1LAR6.ID5 0 Identifier bit 5
C1MCFG6 0xEF66 CAN1 Message Configuration Register (msg. 6)
C1MCFG6.DLC7 7 Data Length Code bit 7
C1MCFG6.DLC6 6 Data Length Code bit 6
C1MCFG6.DLC5 5 Data Length Code bit 5
C1MCFG6.DLC4 4 Data Length Code bit 4
C1MCFG6.DIR 3 Message Direction
C1MCFG6.XTD 2 Extended Identifier
C1MCR7 0xEF70 CAN1 Message Ctrl. Reg. (msg. 7)
C1MCR7.RMTPND15 15 Remote Pending bit 15
C1MCR7.RMTPND14 14 Remote Pending bit 14
C1MCR7.TXRQ13 13 Transmit Request bit 13
C1MCR7.TXRQ12 12 Transmit Request bit 12
C1MCR7.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR7.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR7.NEWDAT9 9 New Data bit 9
C1MCR7.NEWDAT8 8 New Data bit 8
C1MCR7.MSGVAL7 7 Message Valid bit 7
C1MCR7.MSGVAL6 6 Message Valid bit 6
C1MCR7.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR7.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR7.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR7.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR7.INTPND1 1 Interrupt Pending bit 1
C1MCR7.INTPND0 0 Interrupt Pending bit 0
C1UAR7 0xEF72 CAN1 Upper Arbitration Reg. (msg. 7)
C1UAR7.ID20 15 Identifier bit 20
C1UAR7.ID19 14 Identifier bit 19
C1UAR7.ID18 13 Identifier bit 18
C1UAR7.ID17 12 Identifier bit 17
C1UAR7.ID16 11 Identifier bit 16
C1UAR7.ID15 10 Identifier bit 15
C1UAR7.ID14 9 Identifier bit 14
C1UAR7.ID13 8 Identifier bit 13
C1UAR7.ID28 7 Identifier bit 28
C1UAR7.ID27 6 Identifier bit 27
C1UAR7.ID26 5 Identifier bit 26
C1UAR7.ID25 4 Identifier bit 25
C1UAR7.ID24 3 Identifier bit 24
C1UAR7.ID23 2 Identifier bit 23
C1UAR7.ID22 1 Identifier bit 22
C1UAR7.ID21 0 Identifier bit 21
C1LAR7 0xEF74 CAN1 Lower Arbitration Reg. (msg. 7)
C1LAR7.ID4 15 Identifier bit 4
C1LAR7.ID3 14 Identifier bit 3
C1LAR7.ID2 13 Identifier bit 2
C1LAR7.ID1 12 Identifier bit 1
C1LAR7.ID0 11 Identifier bit 0
C1LAR7.ID12 7 Identifier bit 12
C1LAR7.ID11 6 Identifier bit 11
C1LAR7.ID10 5 Identifier bit 10
C1LAR7.ID9 4 Identifier bit 9
C1LAR7.ID8 3 Identifier bit 8
C1LAR7.ID7 2 Identifier bit 7
C1LAR7.ID6 1 Identifier bit 6
C1LAR7.ID5 0 Identifier bit 5
C1MCFG7 0xEF76 CAN1 Message Configuration Register (msg. 7)
C1MCFG7.DLC7 7 Data Length Code bit 7
C1MCFG7.DLC6 6 Data Length Code bit 6
C1MCFG7.DLC5 5 Data Length Code bit 5
C1MCFG7.DLC4 4 Data Length Code bit 4
C1MCFG7.DIR 3 Message Direction
C1MCFG7.XTD 2 Extended Identifier
C1MCR8 0xEF80 CAN1 Message Ctrl. Reg. (msg. 8)
C1MCR8.RMTPND15 15 Remote Pending bit 15
C1MCR8.RMTPND14 14 Remote Pending bit 14
C1MCR8.TXRQ13 13 Transmit Request bit 13
C1MCR8.TXRQ12 12 Transmit Request bit 12
C1MCR8.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR8.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR8.NEWDAT9 9 New Data bit 9
C1MCR8.NEWDAT8 8 New Data bit 8
C1MCR8.MSGVAL7 7 Message Valid bit 7
C1MCR8.MSGVAL6 6 Message Valid bit 6
C1MCR8.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR8.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR8.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR8.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR8.INTPND1 1 Interrupt Pending bit 1
C1MCR8.INTPND0 0 Interrupt Pending bit 0
C1UAR8 0xEF82 CAN1 Upper Arbitration Reg. (msg. 8)
C1UAR8.ID20 15 Identifier bit 20
C1UAR8.ID19 14 Identifier bit 19
C1UAR8.ID18 13 Identifier bit 18
C1UAR8.ID17 12 Identifier bit 17
C1UAR8.ID16 11 Identifier bit 16
C1UAR8.ID15 10 Identifier bit 15
C1UAR8.ID14 9 Identifier bit 14
C1UAR8.ID13 8 Identifier bit 13
C1UAR8.ID28 7 Identifier bit 28
C1UAR8.ID27 6 Identifier bit 27
C1UAR8.ID26 5 Identifier bit 26
C1UAR8.ID25 4 Identifier bit 25
C1UAR8.ID24 3 Identifier bit 24
C1UAR8.ID23 2 Identifier bit 23
C1UAR8.ID22 1 Identifier bit 22
C1UAR8.ID21 0 Identifier bit 21
C1LAR8 0xEF84 CAN1 Lower Arbitration Reg. (msg. 8)
C1LAR8.ID4 15 Identifier bit 4
C1LAR8.ID3 14 Identifier bit 3
C1LAR8.ID2 13 Identifier bit 2
C1LAR8.ID1 12 Identifier bit 1
C1LAR8.ID0 11 Identifier bit 0
C1LAR8.ID12 7 Identifier bit 12
C1LAR8.ID11 6 Identifier bit 11
C1LAR8.ID10 5 Identifier bit 10
C1LAR8.ID9 4 Identifier bit 9
C1LAR8.ID8 3 Identifier bit 8
C1LAR8.ID7 2 Identifier bit 7
C1LAR8.ID6 1 Identifier bit 6
C1LAR8.ID5 0 Identifier bit 5
C1MCFG8 0xEF86 CAN1 Message Configuration Register (msg. 8)
C1MCFG8.DLC7 7 Data Length Code bit 7
C1MCFG8.DLC6 6 Data Length Code bit 6
C1MCFG8.DLC5 5 Data Length Code bit 5
C1MCFG8.DLC4 4 Data Length Code bit 4
C1MCFG8.DIR 3 Message Direction
C1MCFG8.XTD 2 Extended Identifier
C1MCR9 0xEF90 CAN1 Message Ctrl. Reg. (msg. 9)
C1MCR9.RMTPND15 15 Remote Pending bit 15
C1MCR9.RMTPND14 14 Remote Pending bit 14
C1MCR9.TXRQ13 13 Transmit Request bit 13
C1MCR9.TXRQ12 12 Transmit Request bit 12
C1MCR9.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCR9.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCR9.NEWDAT9 9 New Data bit 9
C1MCR9.NEWDAT8 8 New Data bit 8
C1MCR9.MSGVAL7 7 Message Valid bit 7
C1MCR9.MSGVAL6 6 Message Valid bit 6
C1MCR9.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCR9.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCR9.RXIE3 3 Receive Interrupt Enable bit 3
C1MCR9.RXIE2 2 Receive Interrupt Enable bit 2
C1MCR9.INTPND1 1 Interrupt Pending bit 1
C1MCR9.INTPND0 0 Interrupt Pending bit 0
C1UAR9 0xEF92 CAN1 Upper Arbitration Reg. (msg. 9)
C1UAR9.ID20 15 Identifier bit 20
C1UAR9.ID19 14 Identifier bit 19
C1UAR9.ID18 13 Identifier bit 18
C1UAR9.ID17 12 Identifier bit 17
C1UAR9.ID16 11 Identifier bit 16
C1UAR9.ID15 10 Identifier bit 15
C1UAR9.ID14 9 Identifier bit 14
C1UAR9.ID13 8 Identifier bit 13
C1UAR9.ID28 7 Identifier bit 28
C1UAR9.ID27 6 Identifier bit 27
C1UAR9.ID26 5 Identifier bit 26
C1UAR9.ID25 4 Identifier bit 25
C1UAR9.ID24 3 Identifier bit 24
C1UAR9.ID23 2 Identifier bit 23
C1UAR9.ID22 1 Identifier bit 22
C1UAR9.ID21 0 Identifier bit 21
C1LAR9 0xEF94 CAN1 Lower Arbitration Reg. (msg. 9)
C1LAR9.ID4 15 Identifier bit 4
C1LAR9.ID3 14 Identifier bit 3
C1LAR9.ID2 13 Identifier bit 2
C1LAR9.ID1 12 Identifier bit 1
C1LAR9.ID0 11 Identifier bit 0
C1LAR9.ID12 7 Identifier bit 12
C1LAR9.ID11 6 Identifier bit 11
C1LAR9.ID10 5 Identifier bit 10
C1LAR9.ID9 4 Identifier bit 9
C1LAR9.ID8 3 Identifier bit 8
C1LAR9.ID7 2 Identifier bit 7
C1LAR9.ID6 1 Identifier bit 6
C1LAR9.ID5 0 Identifier bit 5
C1MCFG9 0xEF96 CAN1 Message Configuration Register (msg. 9)
C1MCFG9.DLC7 7 Data Length Code bit 7
C1MCFG9.DLC6 6 Data Length Code bit 6
C1MCFG9.DLC5 5 Data Length Code bit 5
C1MCFG9.DLC4 4 Data Length Code bit 4
C1MCFG9.DIR 3 Message Direction
C1MCFG9.XTD 2 Extended Identifier
C1MCRA 0xEFA0 CAN1 Message Ctrl. Reg. (msg. A)
C1MCRA.RMTPND15 15 Remote Pending bit 15
C1MCRA.RMTPND14 14 Remote Pending bit 14
C1MCRA.TXRQ13 13 Transmit Request bit 13
C1MCRA.TXRQ12 12 Transmit Request bit 12
C1MCRA.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRA.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRA.NEWDAT9 9 New Data bit 9
C1MCRA.NEWDAT8 8 New Data bit 8
C1MCRA.MSGVAL7 7 Message Valid bit 7
C1MCRA.MSGVAL6 6 Message Valid bit 6
C1MCRA.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRA.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRA.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRA.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRA.INTPND1 1 Interrupt Pending bit 1
C1MCRA.INTPND0 0 Interrupt Pending bit 0
C1UARA 0xEFA2 CAN1 Upper Arbitration Reg. (msg. A)
C1UARA.ID20 15 Identifier bit 20
C1UARA.ID19 14 Identifier bit 19
C1UARA.ID18 13 Identifier bit 18
C1UARA.ID17 12 Identifier bit 17
C1UARA.ID16 11 Identifier bit 16
C1UARA.ID15 10 Identifier bit 15
C1UARA.ID14 9 Identifier bit 14
C1UARA.ID13 8 Identifier bit 13
C1UARA.ID28 7 Identifier bit 28
C1UARA.ID27 6 Identifier bit 27
C1UARA.ID26 5 Identifier bit 26
C1UARA.ID25 4 Identifier bit 25
C1UARA.ID24 3 Identifier bit 24
C1UARA.ID23 2 Identifier bit 23
C1UARA.ID22 1 Identifier bit 22
C1UARA.ID21 0 Identifier bit 21
C1LARA 0xEFA4 CAN1 Lower Arbitration Reg. (msg. A)
C1LARA.ID4 15 Identifier bit 4
C1LARA.ID3 14 Identifier bit 3
C1LARA.ID2 13 Identifier bit 2
C1LARA.ID1 12 Identifier bit 1
C1LARA.ID0 11 Identifier bit 0
C1LARA.ID12 7 Identifier bit 12
C1LARA.ID11 6 Identifier bit 11
C1LARA.ID10 5 Identifier bit 10
C1LARA.ID9 4 Identifier bit 9
C1LARA.ID8 3 Identifier bit 8
C1LARA.ID7 2 Identifier bit 7
C1LARA.ID6 1 Identifier bit 6
C1LARA.ID5 0 Identifier bit 5
C1MCFGA 0xEFA6 CAN1 Message Configuration Register (msg. A)
C1MCFGA.DLC7 7 Data Length Code bit 7
C1MCFGA.DLC6 6 Data Length Code bit 6
C1MCFGA.DLC5 5 Data Length Code bit 5
C1MCFGA.DLC4 4 Data Length Code bit 4
C1MCFGA.DIR 3 Message Direction
C1MCFGA.XTD 2 Extended Identifier
C1MCRB 0xEFB0 CAN1 Message Ctrl. Reg. (msg. B)
C1MCRB.RMTPND15 15 Remote Pending bit 15
C1MCRB.RMTPND14 14 Remote Pending bit 14
C1MCRB.TXRQ13 13 Transmit Request bit 13
C1MCRB.TXRQ12 12 Transmit Request bit 12
C1MCRB.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRB.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRB.NEWDAT9 9 New Data bit 9
C1MCRB.NEWDAT8 8 New Data bit 8
C1MCRB.MSGVAL7 7 Message Valid bit 7
C1MCRB.MSGVAL6 6 Message Valid bit 6
C1MCRB.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRB.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRB.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRB.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRB.INTPND1 1 Interrupt Pending bit 1
C1MCRB.INTPND0 0 Interrupt Pending bit 0
C1UARB 0xEFB2 CAN1 Upper Arbitration Reg. (msg. B)
C1UARB.ID20 15 Identifier bit 20
C1UARB.ID19 14 Identifier bit 19
C1UARB.ID18 13 Identifier bit 18
C1UARB.ID17 12 Identifier bit 17
C1UARB.ID16 11 Identifier bit 16
C1UARB.ID15 10 Identifier bit 15
C1UARB.ID14 9 Identifier bit 14
C1UARB.ID13 8 Identifier bit 13
C1UARB.ID28 7 Identifier bit 28
C1UARB.ID27 6 Identifier bit 27
C1UARB.ID26 5 Identifier bit 26
C1UARB.ID25 4 Identifier bit 25
C1UARB.ID24 3 Identifier bit 24
C1UARB.ID23 2 Identifier bit 23
C1UARB.ID22 1 Identifier bit 22
C1UARB.ID21 0 Identifier bit 21
C1LARB 0xEFB4 CAN1 Lower Arbitration Reg. (msg. B)
C1LARB.ID4 15 Identifier bit 4
C1LARB.ID3 14 Identifier bit 3
C1LARB.ID2 13 Identifier bit 2
C1LARB.ID1 12 Identifier bit 1
C1LARB.ID0 11 Identifier bit 0
C1LARB.ID12 7 Identifier bit 12
C1LARB.ID11 6 Identifier bit 11
C1LARB.ID10 5 Identifier bit 10
C1LARB.ID9 4 Identifier bit 9
C1LARB.ID8 3 Identifier bit 8
C1LARB.ID7 2 Identifier bit 7
C1LARB.ID6 1 Identifier bit 6
C1LARB.ID5 0 Identifier bit 5
C1MCFGB 0xEFB6 CAN1 Message Configuration Register (msg. B)
C1MCFGB.DLC7 7 Data Length Code bit 7
C1MCFGB.DLC6 6 Data Length Code bit 6
C1MCFGB.DLC5 5 Data Length Code bit 5
C1MCFGB.DLC4 4 Data Length Code bit 4
C1MCFGB.DIR 3 Message Direction
C1MCFGB.XTD 2 Extended Identifier
C1MCRC 0xEFC0 CAN1 Message Ctrl. Reg. (msg. C)
C1MCRC.RMTPND15 15 Remote Pending bit 15
C1MCRC.RMTPND14 14 Remote Pending bit 14
C1MCRC.TXRQ13 13 Transmit Request bit 13
C1MCRC.TXRQ12 12 Transmit Request bit 12
C1MCRC.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRC.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRC.NEWDAT9 9 New Data bit 9
C1MCRC.NEWDAT8 8 New Data bit 8
C1MCRC.MSGVAL7 7 Message Valid bit 7
C1MCRC.MSGVAL6 6 Message Valid bit 6
C1MCRC.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRC.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRC.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRC.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRC.INTPND1 1 Interrupt Pending bit 1
C1MCRC.INTPND0 0 Interrupt Pending bit 0
C1UARC 0xEFC2 CAN1 Upper Arbitration Reg. (msg. C)
C1UARC.ID20 15 Identifier bit 20
C1UARC.ID19 14 Identifier bit 19
C1UARC.ID18 13 Identifier bit 18
C1UARC.ID17 12 Identifier bit 17
C1UARC.ID16 11 Identifier bit 16
C1UARC.ID15 10 Identifier bit 15
C1UARC.ID14 9 Identifier bit 14
C1UARC.ID13 8 Identifier bit 13
C1UARC.ID28 7 Identifier bit 28
C1UARC.ID27 6 Identifier bit 27
C1UARC.ID26 5 Identifier bit 26
C1UARC.ID25 4 Identifier bit 25
C1UARC.ID24 3 Identifier bit 24
C1UARC.ID23 2 Identifier bit 23
C1UARC.ID22 1 Identifier bit 22
C1UARC.ID21 0 Identifier bit 21
C1LARC 0xEFC4 CAN1 Lower Arbitration Reg. (msg. C)
C1LARC.ID4 15 Identifier bit 4
C1LARC.ID3 14 Identifier bit 3
C1LARC.ID2 13 Identifier bit 2
C1LARC.ID1 12 Identifier bit 1
C1LARC.ID0 11 Identifier bit 0
C1LARC.ID12 7 Identifier bit 12
C1LARC.ID11 6 Identifier bit 11
C1LARC.ID10 5 Identifier bit 10
C1LARC.ID9 4 Identifier bit 9
C1LARC.ID8 3 Identifier bit 8
C1LARC.ID7 2 Identifier bit 7
C1LARC.ID6 1 Identifier bit 6
C1LARC.ID5 0 Identifier bit 5
C1MCFGC 0xEFC6 CAN1 Message Configuration Register (msg. C)
C1MCFGC.DLC7 7 Data Length Code bit 7
C1MCFGC.DLC6 6 Data Length Code bit 6
C1MCFGC.DLC5 5 Data Length Code bit 5
C1MCFGC.DLC4 4 Data Length Code bit 4
C1MCFGC.DIR 3 Message Direction
C1MCFGC.XTD 2 Extended Identifier
C1MCRD 0xEFD0 CAN1 Message Ctrl. Reg. (msg. D)
C1MCRD.RMTPND15 15 Remote Pending bit 15
C1MCRD.RMTPND14 14 Remote Pending bit 14
C1MCRD.TXRQ13 13 Transmit Request bit 13
C1MCRD.TXRQ12 12 Transmit Request bit 12
C1MCRD.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRD.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRD.NEWDAT9 9 New Data bit 9
C1MCRD.NEWDAT8 8 New Data bit 8
C1MCRD.MSGVAL7 7 Message Valid bit 7
C1MCRD.MSGVAL6 6 Message Valid bit 6
C1MCRD.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRD.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRD.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRD.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRD.INTPND1 1 Interrupt Pending bit 1
C1MCRD.INTPND0 0 Interrupt Pending bit 0
C1UARD 0xEFD2 CAN1 Upper Arbitration Reg. (msg. D)
C1UARD.ID20 15 Identifier bit 20
C1UARD.ID19 14 Identifier bit 19
C1UARD.ID18 13 Identifier bit 18
C1UARD.ID17 12 Identifier bit 17
C1UARD.ID16 11 Identifier bit 16
C1UARD.ID15 10 Identifier bit 15
C1UARD.ID14 9 Identifier bit 14
C1UARD.ID13 8 Identifier bit 13
C1UARD.ID28 7 Identifier bit 28
C1UARD.ID27 6 Identifier bit 27
C1UARD.ID26 5 Identifier bit 26
C1UARD.ID25 4 Identifier bit 25
C1UARD.ID24 3 Identifier bit 24
C1UARD.ID23 2 Identifier bit 23
C1UARD.ID22 1 Identifier bit 22
C1UARD.ID21 0 Identifier bit 21
C1LARD 0xEFD4 CAN1 Lower Arbitration Reg. (msg. D)
C1LARD.ID4 15 Identifier bit 4
C1LARD.ID3 14 Identifier bit 3
C1LARD.ID2 13 Identifier bit 2
C1LARD.ID1 12 Identifier bit 1
C1LARD.ID0 11 Identifier bit 0
C1LARD.ID12 7 Identifier bit 12
C1LARD.ID11 6 Identifier bit 11
C1LARD.ID10 5 Identifier bit 10
C1LARD.ID9 4 Identifier bit 9
C1LARD.ID8 3 Identifier bit 8
C1LARD.ID7 2 Identifier bit 7
C1LARD.ID6 1 Identifier bit 6
C1LARD.ID5 0 Identifier bit 5
C1MCFGD 0xEFD6 CAN1 Message Configuration Register (msg. D)
C1MCFGD.DLC7 7 Data Length Code bit 7
C1MCFGD.DLC6 6 Data Length Code bit 6
C1MCFGD.DLC5 5 Data Length Code bit 5
C1MCFGD.DLC4 4 Data Length Code bit 4
C1MCFGD.DIR 3 Message Direction
C1MCFGD.XTD 2 Extended Identifier
C1MCRE 0xEFE0 CAN1 Message Ctrl. Reg. (msg. E)
C1MCRE.RMTPND15 15 Remote Pending bit 15
C1MCRE.RMTPND14 14 Remote Pending bit 14
C1MCRE.TXRQ13 13 Transmit Request bit 13
C1MCRE.TXRQ12 12 Transmit Request bit 12
C1MCRE.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRE.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRE.NEWDAT9 9 New Data bit 9
C1MCRE.NEWDAT8 8 New Data bit 8
C1MCRE.MSGVAL7 7 Message Valid bit 7
C1MCRE.MSGVAL6 6 Message Valid bit 6
C1MCRE.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRE.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRE.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRE.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRE.INTPND1 1 Interrupt Pending bit 1
C1MCRE.INTPND0 0 Interrupt Pending bit 0
C1UARE 0xEFE2 CAN1 Upper Arbitration Reg. (msg. E)
C1UARE.ID20 15 Identifier bit 20
C1UARE.ID19 14 Identifier bit 19
C1UARE.ID18 13 Identifier bit 18
C1UARE.ID17 12 Identifier bit 17
C1UARE.ID16 11 Identifier bit 16
C1UARE.ID15 10 Identifier bit 15
C1UARE.ID14 9 Identifier bit 14
C1UARE.ID13 8 Identifier bit 13
C1UARE.ID28 7 Identifier bit 28
C1UARE.ID27 6 Identifier bit 27
C1UARE.ID26 5 Identifier bit 26
C1UARE.ID25 4 Identifier bit 25
C1UARE.ID24 3 Identifier bit 24
C1UARE.ID23 2 Identifier bit 23
C1UARE.ID22 1 Identifier bit 22
C1UARE.ID21 0 Identifier bit 21
C1LARE 0xEFE4 CAN1 Lower Arbitration Reg. (msg. E)
C1LARE.ID4 15 Identifier bit 4
C1LARE.ID3 14 Identifier bit 3
C1LARE.ID2 13 Identifier bit 2
C1LARE.ID1 12 Identifier bit 1
C1LARE.ID0 11 Identifier bit 0
C1LARE.ID12 7 Identifier bit 12
C1LARE.ID11 6 Identifier bit 11
C1LARE.ID10 5 Identifier bit 10
C1LARE.ID9 4 Identifier bit 9
C1LARE.ID8 3 Identifier bit 8
C1LARE.ID7 2 Identifier bit 7
C1LARE.ID6 1 Identifier bit 6
C1LARE.ID5 0 Identifier bit 5
C1MCFGE 0xEFE6 CAN1 Message Configuration Register (msg. E)
C1MCFGE.DLC7 7 Data Length Code bit 7
C1MCFGE.DLC6 6 Data Length Code bit 6
C1MCFGE.DLC5 5 Data Length Code bit 5
C1MCFGE.DLC4 4 Data Length Code bit 4
C1MCFGE.DIR 3 Message Direction
C1MCFGE.XTD 2 Extended Identifier
C1MCRF 0xEFF0 CAN1 Message Ctrl. Reg. (msg. F)
C1MCRF.RMTPND15 15 Remote Pending bit 15
C1MCRF.RMTPND14 14 Remote Pending bit 14
C1MCRF.TXRQ13 13 Transmit Request bit 13
C1MCRF.TXRQ12 12 Transmit Request bit 12
C1MCRF.MSGLST_CPUUPD11 11 Message Lost_CPU Update bit 11
C1MCRF.MSGLST_CPUUPD10 10 Message Lost_CPU Update bit 10
C1MCRF.NEWDAT9 9 New Data bit 9
C1MCRF.NEWDAT8 8 New Data bit 8
C1MCRF.MSGVAL7 7 Message Valid bit 7
C1MCRF.MSGVAL6 6 Message Valid bit 6
C1MCRF.TXIE5 5 Transmit Interrupt Enable bit 5
C1MCRF.TXIE4 4 Transmit Interrupt Enable bit 4
C1MCRF.RXIE3 3 Receive Interrupt Enable bit 3
C1MCRF.RXIE2 2 Receive Interrupt Enable bit 2
C1MCRF.INTPND1 1 Interrupt Pending bit 1
C1MCRF.INTPND0 0 Interrupt Pending bit 0
C1UARF 0xEFF2 CAN1 Upper Arbitration Reg. (msg. F)
C1UARF.ID20 15 Identifier bit 20
C1UARF.ID19 14 Identifier bit 19
C1UARF.ID18 13 Identifier bit 18
C1UARF.ID17 12 Identifier bit 17
C1UARF.ID16 11 Identifier bit 16
C1UARF.ID15 10 Identifier bit 15
C1UARF.ID14 9 Identifier bit 14
C1UARF.ID13 8 Identifier bit 13
C1UARF.ID28 7 Identifier bit 28
C1UARF.ID27 6 Identifier bit 27
C1UARF.ID26 5 Identifier bit 26
C1UARF.ID25 4 Identifier bit 25
C1UARF.ID24 3 Identifier bit 24
C1UARF.ID23 2 Identifier bit 23
C1UARF.ID22 1 Identifier bit 22
C1UARF.ID21 0 Identifier bit 21
C1LARF 0xEFF4 CAN1 Lower Arbitration Reg. (msg. F)
C1LARF.ID4 15 Identifier bit 4
C1LARF.ID3 14 Identifier bit 3
C1LARF.ID2 13 Identifier bit 2
C1LARF.ID1 12 Identifier bit 1
C1LARF.ID0 11 Identifier bit 0
C1LARF.ID12 7 Identifier bit 12
C1LARF.ID11 6 Identifier bit 11
C1LARF.ID10 5 Identifier bit 10
C1LARF.ID9 4 Identifier bit 9
C1LARF.ID8 3 Identifier bit 8
C1LARF.ID7 2 Identifier bit 7
C1LARF.ID6 1 Identifier bit 6
C1LARF.ID5 0 Identifier bit 5
C1MCFGF 0xEFF6 CAN1 Message Configuration Register (msg. F)
C1MCFGF.DLC7 7 Data Length Code bit 7
C1MCFGF.DLC6 6 Data Length Code bit 6
C1MCFGF.DLC5 5 Data Length Code bit 5
C1MCFGF.DLC4 4 Data Length Code bit 4
C1MCFGF.DIR 3 Message Direction
C1MCFGF.XTD 2 Extended Identifier
PT0 0xF030 PWM Module Up/Down Counter 0
PT1 0xF032 PWM Module Up/Down Counter 1
PT2 0xF034 PWM Module Up/Down Counter 2
PT3 0xF036 PWM Module Up/Down Counter 3
PP0 0xF038 PWM Module Period Register 0
PP1 0xF03A PWM Module Period Register 1
PP2 0xF03C PWM Module Period Register 2
PP3 0xF03E PWM Module Period Register 3
T7 0xF050 CAPCOM Timer 7 Register
T8 0xF052 CAPCOM Timer 8 Register
T7REL 0xF054 CAPCOM Timer 7 Reload Register
T8REL 0xF056 CAPCOM Timer 8 Reload Register
IDPROG 0xF078 Programming Voltage Identifier Register
IDMEM 0xF07A On-chip Memory Identifier Register
IDCHIP 0xF07C Device Identifier Register
IDMANUF 0xF07E Manufacturer Identifier Register
ADDAT2 0xF0A0 A/D Converter 2 Result Register
ADDAT2.CHNR15 15 Channel Number bit 15
ADDAT2.CHNR14 14 Channel Number bit 14
ADDAT2.CHNR13 13 Channel Number bit 13
ADDAT2.CHNR12 12 Channel Number bit 12
ADDAT2.ADRES9 9 A/D Conversion Result bit 9
ADDAT2.ADRES8 8 A/D Conversion Result bit 8
ADDAT2.ADRES7 7 A/D Conversion Result bit 7
ADDAT2.ADRES6 6 A/D Conversion Result bit 6
ADDAT2.ADRES5 5 A/D Conversion Result bit 5
ADDAT2.ADRES4 4 A/D Conversion Result bit 4
ADDAT2.ADRES3 3 A/D Conversion Result bit 3
ADDAT2.ADRES2 2 A/D Conversion Result bit 2
ADDAT2.ADRES1 1 A/D Conversion Result bit 1
ADDAT2.ADRES0 0 A/D Conversion Result bit 0
PDCR 0xF0AA Port Driver Control Reg.
PDCR.NBPEC 4 Non-Bus Pins Edge Characteristic
PDCR.BIPEC 0 Bus Interface Pins Edge Characteristic
SSCTB 0xF0B0 SSC Transmit Buffer
SSCRB 0xF0B2 SSC Receive Buffer
SSCBR 0xF0B4 SSC Baudrate Register
DP0L 0xF100 P0L Direction Control Register
DP0L.DP0L7 7 Port direction register DP0L bit 7
DP0L.DP0L6 6 Port direction register DP0L bit 6
DP0L.DP0L5 5 Port direction register DP0L bit 5
DP0L.DP0L4 4 Port direction register DP0L bit 4
DP0L.DP0L3 3 Port direction register DP0L bit 3
DP0L.DP0L2 2 Port direction register DP0L bit 2
DP0L.DP0L1 1 Port direction register DP0L bit 1
DP0L.DP0L0 0 Port direction register DP0L bit 0
DP0H 0xF102 P0H Direction Control Register
DP0H.DP0H7 7 Port direction register DP0H bit 7
DP0H.DP0H6 6 Port direction register DP0H bit 6
DP0H.DP0H5 5 Port direction register DP0H bit 5
DP0H.DP0H4 4 Port direction register DP0H bit 4
DP0H.DP0H3 3 Port direction register DP0H bit 3
DP0H.DP0H2 2 Port direction register DP0H bit 2
DP0H.DP0H1 1 Port direction register DP0H bit 1
DP0H.DP0H0 0 Port direction register DP0H bit 0
DP1L 0xF104 P1L Direction Control Register
DP1L.DP1L7 7 Port direction register DP1L bit 7
DP1L.DP1L6 6 Port direction register DP1L bit 6
DP1L.DP1L5 5 Port direction register DP1L bit 5
DP1L.DP1L4 4 Port direction register DP1L bit 4
DP1L.DP1L3 3 Port direction register DP1L bit 3
DP1L.DP1L2 2 Port direction register DP1L bit 2
DP1L.DP1L1 1 Port direction register DP1L bit 1
DP1L.DP1L0 0 Port direction register DP1L bit 0
DP1H 0xF106 P1H Direction Control Register
DP1H.DP1H7 7 Port direction register DP1H bit 7
DP1H.DP1H6 6 Port direction register DP1H bit 6
DP1H.DP1H5 5 Port direction register DP1H bit 5
DP1H.DP1H4 4 Port direction register DP1H bit 4
DP1H.DP1H3 3 Port direction register DP1H bit 3
DP1H.DP1H2 2 Port direction register DP1H bit 2
DP1H.DP1H1 1 Port direction register DP1H bit 1
DP1H.DP1H0 0 Port direction register DP1H bit 0
RP0H 0xF108 System Startup Configuration Register (read only)
RP0H.CLKCFG7 7 Clock Generation Mode Configuration bit 7
RP0H.CLKCFG6 6 Clock Generation Mode Configuration bit 6
RP0H.CLKCFG5 5 Clock Generation Mode Configuration bit 5
RP0H.SALSEL4 4 Segment Address Line Selection bit 4
RP0H.SALSEL3 3 Segment Address Line Selection bit 3
RP0H.CSSEL2 2 Chip Select Line Selection bit 2
RP0H.CSSEL1 1 Chip Select Line Selection bit 1
RP0H.WRC 0 Write Configuration
CC16IC 0xF160 CAPCOM Register 16 Interrupt Ctrl. Reg.
CC16IC.CC16IR 7
CC16IC.CC16IE 6
CC16IC.ILVL5 5
CC16IC.ILVL4 4
CC16IC.ILVL3 3
CC16IC.ILVL2 2
CC16IC.GLVL1 1
CC16IC.GLVL0 0
CC17IC 0xF162 CAPCOM Register 17 Interrupt Ctrl. Reg.
CC17IC.CC17IR 7
CC17IC.CC17IE 6
CC17IC.ILVL5 5
CC17IC.ILVL4 4
CC17IC.ILVL3 3
CC17IC.ILVL2 2
CC17IC.GLVL1 1
CC17IC.GLVL0 0
CC18IC 0xF164 CAPCOM Register 18 Interrupt Ctrl. Reg.
CC18IC.CC18IR 7
CC18IC.CC18IE 6
CC18IC.ILVL5 5
CC18IC.ILVL4 4
CC18IC.ILVL3 3
CC18IC.ILVL2 2
CC18IC.GLVL1 1
CC18IC.GLVL0 0
CC19IC 0xF166 CAPCOM Register 19 Interrupt Ctrl. Reg.
CC19IC.CC19IR 7
CC19IC.CC19IE 6
CC19IC.ILVL5 5
CC19IC.ILVL4 4
CC19IC.ILVL3 3
CC19IC.ILVL2 2
CC19IC.GLVL1 1
CC19IC.GLVL0 0
CC20IC 0xF168 CAPCOM Register 20 Interrupt Ctrl. Reg.
CC20IC.CC20IR 7
CC20IC.CC20IE 6
CC20IC.ILVL5 5
CC20IC.ILVL4 4
CC20IC.ILVL3 3
CC20IC.ILVL2 2
CC20IC.GLVL1 1
CC20IC.GLVL0 0
CC21IC 0xF16A CAPCOM Register 21 Interrupt Ctrl. Reg.
CC21IC.CC21IR 7
CC21IC.CC21IE 6
CC21IC.ILVL5 5
CC21IC.ILVL4 4
CC21IC.ILVL3 3
CC21IC.ILVL2 2
CC21IC.GLVL1 1
CC21IC.GLVL0 0
CC22IC 0xF16C CAPCOM Register 22 Interrupt Ctrl. Reg.
CC22IC.CC22IR 7
CC22IC.CC22IE 6
CC22IC.ILVL5 5
CC22IC.ILVL4 4
CC22IC.ILVL3 3
CC22IC.ILVL2 2
CC22IC.GLVL1 1
CC22IC.GLVL0 0
CC23IC 0xF16E CAPCOM Register 23 Interrupt Ctrl. Reg.
CC23IC.CC23IR 7
CC23IC.CC23IE 6
CC23IC.ILVL5 5
CC23IC.ILVL4 4
CC23IC.ILVL3 3
CC23IC.ILVL2 2
CC23IC.GLVL1 1
CC23IC.GLVL0 0
CC24IC 0xF170 CAPCOM Register 24 Interrupt Ctrl. Reg.
CC24IC.CC24IR 7
CC24IC.CC24IE 6
CC24IC.ILVL5 5
CC24IC.ILVL4 4
CC24IC.ILVL3 3
CC24IC.ILVL2 2
CC24IC.GLVL1 1
CC24IC.GLVL0 0
CC25IC 0xF172 CAPCOM Register 25 Interrupt Ctrl. Reg.
CC25IC.CC25IR 7
CC25IC.CC25IE 6
CC25IC.ILVL5 5
CC25IC.ILVL4 4
CC25IC.ILVL3 3
CC25IC.ILVL2 2
CC25IC.GLVL1 1
CC25IC.GLVL0 0
CC26IC 0xF174 CAPCOM Register 26 Interrupt Ctrl. Reg.
CC26IC.CC26IR 7
CC26IC.CC26IE 6
CC26IC.ILVL5 5
CC26IC.ILVL4 4
CC26IC.ILVL3 3
CC26IC.ILVL2 2
CC26IC.GLVL1 1
CC26IC.GLVL0 0
CC27IC 0xF176 CAPCOM Register 27 Interrupt Ctrl. Reg.
CC27IC.CC27IR 7
CC27IC.CC27IE 6
CC27IC.ILVL5 5
CC27IC.ILVL4 4
CC27IC.ILVL3 3
CC27IC.ILVL2 2
CC27IC.GLVL1 1
CC27IC.GLVL0 0
CC28IC 0xF178 CAPCOM Register 28 Interrupt Ctrl. Reg.
CC28IC.CC28IR 7
CC28IC.CC28IE 6
CC28IC.ILVL5 5
CC28IC.ILVL4 4
CC28IC.ILVL3 3
CC28IC.ILVL2 2
CC28IC.GLVL1 1
CC28IC.GLVL0 0
T7IC 0xF17A CAPCOM Timer 7 Interrupt Ctrl. Reg.
T7IC.T7IR 7
T7IC.T7IE 6
T7IC.ILVL5 5
T7IC.ILVL4 4
T7IC.ILVL3 3
T7IC.ILVL2 2
T7IC.GLVL1 1
T7IC.GLVL0 0
T8IC 0xF17C CAPCOM Timer 8 Interrupt Ctrl. Reg.
T8IC.T8IR 7
T8IC.T8IE 6
T8IC.ILVL5 5
T8IC.ILVL4 4
T8IC.ILVL3 3
T8IC.ILVL2 2
T8IC.GLVL1 1
T8IC.GLVL0 0
PWMIC 0xF17E PWM Module Interrupt Control Register
PWMIC.PWMIR 7
PWMIC.PWMIE 6
PWMIC.ILVL5 5
PWMIC.ILVL4 4
PWMIC.ILVL3 3
PWMIC.ILVL2 2
PWMIC.GLVL1 1
PWMIC.GLVL0 0
CC29IC 0xF184 CAPCOM Register 29 Interrupt Ctrl. Reg.
CC29IC.CC29IR 7
CC29IC.CC29IE 6
CC29IC.ILVL5 5
CC29IC.ILVL4 4
CC29IC.ILVL3 3
CC29IC.ILVL2 2
CC29IC.GLVL1 1
CC29IC.GLVL0 0
XP0IC 0xF186 CAN1 Interrupt Control Register
XP0IC.XP0IR 7
XP0IC.XP0IE 6
CC30IC 0xF18C CAPCOM Register 30 Interrupt Ctrl. Reg.
CC30IC.CC30IR 7
CC30IC.CC30IE 6
CC30IC.ILVL5 5
CC30IC.ILVL4 4
CC30IC.ILVL3 3
CC30IC.ILVL2 2
CC30IC.GLVL1 1
CC30IC.GLVL0 0
XP1IC 0xF18E Unassigned Interrupt Control Register
XP1IC.XP1IR 7
XP1IC.XP1IE 6
CC31IC 0xF194 CAPCOM Register 31 Interrupt Ctrl. Reg.
CC31IC.CC31IR 7
CC31IC.CC31IE 6
CC31IC.ILVL5 5
CC31IC.ILVL4 4
CC31IC.ILVL3 3
CC31IC.ILVL2 2
CC31IC.GLVL1 1
CC31IC.GLVL0 0
XP2IC 0xF196 Unassigned Interrupt Control Register
XP2IC.XP2IR 7
XP2IC.XP2IE 6
S0TBIC 0xF19C Serial Channel 0 Transmit Buffer Interrupt Control Register
S0TBIC.S0TBIR 7
S0TBIC.S0TBIE 6
S0TBIC.ILVL5 5
S0TBIC.ILVL4 4
S0TBIC.ILVL3 3
S0TBIC.ILVL2 2
S0TBIC.GLVL1 1
S0TBIC.GLVL0 0
XP3IC 0xF19E PLL/OWD Interrupt Control Register
XP3IC.XP3IR 7
XP3IC.XP3IE 6
EXICON 0xF1C0 External Interrupt Control Register
EXICON.EXI7ES 7 External Interrupt 7 Edge Selection Field
EXICON.EXI6ES 6 External Interrupt 6 Edge Selection Field
EXICON.EXI5ES 5 External Interrupt 5 Edge Selection Field
EXICON.EXI4ES 4 External Interrupt 4 Edge Selection Field
EXICON.EXI3ES 3 External Interrupt 3 Edge Selection Field
EXICON.EXI2ES 2 External Interrupt 2 Edge Selection Field
EXICON.EXI1ES 1 External Interrupt 1 Edge Selection Field
EXICON.EXI0ES 0 External Interrupt 0 Edge Selection Field
ODP2 0xF1C2 Port 2 Open Drain Control Register
ODP2.ODP2_15 15 Port 2 Open Drain control register bit 15
ODP2.ODP2_14 14 Port 2 Open Drain control register bit 14
ODP2.ODP2_13 13 Port 2 Open Drain control register bit 13
ODP2.ODP2_12 12 Port 2 Open Drain control register bit 12
ODP2.ODP2_11 11 Port 2 Open Drain control register bit 11
ODP2.ODP2_10 10 Port 2 Open Drain control register bit 10
ODP2.ODP2_9 9 Port 2 Open Drain control register bit 9
ODP2.ODP2_8 8 Port 2 Open Drain control register bit 8
ODP2.ODP2_7 7 Port 2 Open Drain control register bit 7
ODP2.ODP2_6 6 Port 2 Open Drain control register bit 6
ODP2.ODP2_5 5 Port 2 Open Drain control register bit 5
ODP2.ODP2_4 4 Port 2 Open Drain control register bit 4
ODP2.ODP2_3 3 Port 2 Open Drain control register bit 3
ODP2.ODP2_2 2 Port 2 Open Drain control register bit 2
ODP2.ODP2_1 1 Port 2 Open Drain control register bit 1
ODP2.ODP2_0 0 Port 2 Open Drain control register bit 0
PICON 0xF1C4 Port Input Control Reg.
PICON.P8LIN 7 Port 8 Low Byte Input Level Selection
PICON.P7LIN 6 Port 7 Low Byte Input Level Selection
PICON.P6LIN 5 Port 6 Low Byte Input Level Selection
PICON.P3HIN 3 Port 3 High Byte Input Level Selection
PICON.P3LIN 2 Port 3 Low Byte Input Level Selection
PICON.P2HIN 1 Port 2 High Byte Input Level Selection
PICON.P2LIN 0 Port 2 Low Byte Input Level Selection
ODP3 0xF1C6 Port 3 Open Drain Control Register
ODP3.ODP3_13 13 Port 3 Open Drain control register bit 13
ODP3.ODP3_11 11 Port 3 Open Drain control register bit 11
ODP3.ODP3_10 10 Port 3 Open Drain control register bit 10
ODP3.ODP3_9 9 Port 3 Open Drain control register bit 9
ODP3.ODP3_8 8 Port 3 Open Drain control register bit 8
ODP3.ODP3_7 7 Port 3 Open Drain control register bit 7
ODP3.ODP3_6 6 Port 3 Open Drain control register bit 6
ODP3.ODP3_5 5 Port 3 Open Drain control register bit 5
ODP3.ODP3_4 4 Port 3 Open Drain control register bit 4
ODP3.ODP3_3 3 Port 3 Open Drain control register bit 3
ODP3.ODP3_2 2 Port 3 Open Drain control register bit 2
ODP3.ODP3_1 1 Port 3 Open Drain control register bit 1
ODP3.ODP3_0 0 Port 3 Open Drain control register bit 0
ODP6 0xF1CE Port 6 Open Drain Control Register
ODP6.ODP6_7 7 Port 6 Open Drain control register bit 7
ODP6.ODP6_6 6 Port 6 Open Drain control register bit 6
ODP6.ODP6_5 5 Port 6 Open Drain control register bit 5
ODP6.ODP6_4 4 Port 6 Open Drain control register bit 4
ODP6.ODP6_3 3 Port 6 Open Drain control register bit 3
ODP6.ODP6_2 2 Port 6 Open Drain control register bit 2
ODP6.ODP6_1 1 Port 6 Open Drain control register bit 1
ODP6.ODP6_0 0 Port 6 Open Drain control register bit 0
ODP7 0xF1D2 Port 7 Open Drain Control Register
ODP7.ODP7_7 7 Port 7 Open Drain control register bit 7
ODP7.ODP7_6 6 Port 7 Open Drain control register bit 6
ODP7.ODP7_5 5 Port 7 Open Drain control register bit 5
ODP7.ODP7_4 4 Port 7 Open Drain control register bit 4
ODP7.ODP7_3 3 Port 7 Open Drain control register bit 3
ODP7.ODP7_2 2 Port 7 Open Drain control register bit 2
ODP7.ODP7_1 1 Port 7 Open Drain control register bit 1
ODP7.ODP7_0 0 Port 7 Open Drain control register bit 0
ODP8 0xF1D6 Port 8 Open Drain Control Register
ODP8.ODP8_7 7 Port 8 Open Drain control register bit 7
ODP8.ODP8_6 6 Port 8 Open Drain control register bit 6
ODP8.ODP8_5 5 Port 8 Open Drain control register bit 5
ODP8.ODP8_4 4 Port 8 Open Drain control register bit 4
ODP8.ODP8_3 3 Port 8 Open Drain control register bit 3
ODP8.ODP8_2 2 Port 8 Open Drain control register bit 2
ODP8.ODP8_1 1 Port 8 Open Drain control register bit 1
ODP8.ODP8_0 0 Port 8 Open Drain control register bit 0
DPP0 0xFE00 CPU Data Page Pointer 0 Register (10 bits)
DPP0.DPP0PN9 9 Data Page Number of DPP0 bit 9
DPP0.DPP0PN8 8 Data Page Number of DPP0 bit 8
DPP0.DPP0PN7 7 Data Page Number of DPP0 bit 7
DPP0.DPP0PN6 6 Data Page Number of DPP0 bit 6
DPP0.DPP0PN5 5 Data Page Number of DPP0 bit 5
DPP0.DPP0PN4 4 Data Page Number of DPP0 bit 4
DPP0.DPP0PN3 3 Data Page Number of DPP0 bit 3
DPP0.DPP0PN2 2 Data Page Number of DPP0 bit 2
DPP0.DPP0PN1 1 Data Page Number of DPP0 bit 1
DPP0.DPP0PN0 0 Data Page Number of DPP0 bit 0
DPP1 0xFE02 CPU Data Page Pointer 1 Register (10 bits)
DPP1.DPP1PN9 9 Data Page Number of DPP1 bit 9
DPP1.DPP1PN8 8 Data Page Number of DPP1 bit 8
DPP1.DPP1PN7 7 Data Page Number of DPP1 bit 7
DPP1.DPP1PN6 6 Data Page Number of DPP1 bit 6
DPP1.DPP1PN5 5 Data Page Number of DPP1 bit 5
DPP1.DPP1PN4 4 Data Page Number of DPP1 bit 4
DPP1.DPP1PN3 3 Data Page Number of DPP1 bit 3
DPP1.DPP1PN2 2 Data Page Number of DPP1 bit 2
DPP1.DPP1PN1 1 Data Page Number of DPP1 bit 1
DPP1.DPP1PN0 0 Data Page Number of DPP1 bit 0
DPP2 0xFE04 CPU Data Page Pointer 2 Register (10 bits)
DPP2.DPP2PN9 9 Data Page Number of DPP2 bit 9
DPP2.DPP2PN8 8 Data Page Number of DPP2 bit 8
DPP2.DPP2PN7 7 Data Page Number of DPP2 bit 7
DPP2.DPP2PN6 6 Data Page Number of DPP2 bit 6
DPP2.DPP2PN5 5 Data Page Number of DPP2 bit 5
DPP2.DPP2PN4 4 Data Page Number of DPP2 bit 4
DPP2.DPP2PN3 3 Data Page Number of DPP2 bit 3
DPP2.DPP2PN2 2 Data Page Number of DPP2 bit 2
DPP2.DPP2PN1 1 Data Page Number of DPP2 bit 1
DPP2.DPP2PN0 0 Data Page Number of DPP2 bit 0
DPP3 0xFE06 CPU Data Page Pointer 3 Register (10 bits)
DPP3.DPP3PN9 9 Data Page Number of DPP3 bit 9
DPP3.DPP3PN8 8 Data Page Number of DPP3 bit 8
DPP3.DPP3PN7 7 Data Page Number of DPP3 bit 7
DPP3.DPP3PN6 6 Data Page Number of DPP3 bit 6
DPP3.DPP3PN5 5 Data Page Number of DPP3 bit 5
DPP3.DPP3PN4 4 Data Page Number of DPP3 bit 4
DPP3.DPP3PN3 3 Data Page Number of DPP3 bit 3
DPP3.DPP3PN2 2 Data Page Number of DPP3 bit 2
DPP3.DPP3PN1 1 Data Page Number of DPP3 bit 1
DPP3.DPP3PN0 0 Data Page Number of DPP3 bit 0
CSP 0xFE08 CPU Code Segment Pointer Register (8 bits, not directly writeable)
CSP.SEGNR7 7 Segment Number 7
CSP.SEGNR6 6 Segment Number 6
CSP.SEGNR5 5 Segment Number 5
CSP.SEGNR4 4 Segment Number 4
CSP.SEGNR3 3 Segment Number 3
CSP.SEGNR2 2 Segment Number 2
CSP.SEGNR1 1 Segment Number 1
CSP.SEGNR0 0 Segment Number 0
MDH 0xFE0C Multiply/Divide High Reg.
MDH.MDH15 15
MDH.MDH14 14
MDH.MDH13 13
MDH.MDH12 12
MDH.MDH11 11
MDH.MDH10 10
MDH.MDH9 9
MDH.MDH8 8
MDH.MDH7 7
MDH.MDH6 6
MDH.MDH5 5
MDH.MDH4 4
MDH.MDH3 3
MDH.MDH2 2
MDH.MDH1 1
MDH.MDH0 0
MDL 0xFE0E Multiply/Divide Low Reg.
MDL.MDL15 15
MDL.MDL14 14
MDL.MDL13 13
MDL.MDL12 12
MDL.MDL11 11
MDL.MDL10 10
MDL.MDL9 9
MDL.MDL8 8
MDL.MDL7 7
MDL.MDL6 6
MDL.MDL5 5
MDL.MDL4 4
MDL.MDL3 3
MDL.MDL2 2
MDL.MDL1 1
MDL.MDL0 0
CP 0xFE10 CPU Context Pointer Register
CP.CP11 11 Modifiable portion of register CP bit 11
CP.CP10 10 Modifiable portion of register CP bit 10
CP.CP9 9 Modifiable portion of register CP bit 9
CP.CP8 8 Modifiable portion of register CP bit 8
CP.CP7 7 Modifiable portion of register CP bit 7
CP.CP6 6 Modifiable portion of register CP bit 6
CP.CP5 5 Modifiable portion of register CP bit 5
CP.CP4 4 Modifiable portion of register CP bit 4
CP.CP3 3 Modifiable portion of register CP bit 3
CP.CP2 2 Modifiable portion of register CP bit 2
CP.CP1 1 Modifiable portion of register CP bit 1
SP 0xFE12 CPU System Stack Pointer Register
SP.SP11 11 Modifiable portion of register SP bit 11
SP.SP10 10 Modifiable portion of register SP bit 10
SP.SP9 9 Modifiable portion of register SP bit 9
SP.SP8 8 Modifiable portion of register SP bit 8
SP.SP7 7 Modifiable portion of register SP bit 7
SP.SP6 6 Modifiable portion of register SP bit 6
SP.SP5 5 Modifiable portion of register SP bit 5
SP.SP4 4 Modifiable portion of register SP bit 4
SP.SP3 3 Modifiable portion of register SP bit 3
SP.SP2 2 Modifiable portion of register SP bit 2
SP.SP1 1 Modifiable portion of register SP bit 1
STKOV 0xFE14 CPU Stack Overflow Pointer Register
STKOV.STKOV11 11 Modifiable portion of register STKOV bit 11
STKOV.STKOV10 10 Modifiable portion of register STKOV bit 10
STKOV.STKOV9 9 Modifiable portion of register STKOV bit 9
STKOV.STKOV8 8 Modifiable portion of register STKOV bit 8
STKOV.STKOV7 7 Modifiable portion of register STKOV bit 7
STKOV.STKOV6 6 Modifiable portion of register STKOV bit 6
STKOV.STKOV5 5 Modifiable portion of register STKOV bit 5
STKOV.STKOV4 4 Modifiable portion of register STKOV bit 4
STKOV.STKOV3 3 Modifiable portion of register STKOV bit 3
STKOV.STKOV2 2 Modifiable portion of register STKOV bit 2
STKOV.STKOV1 1 Modifiable portion of register STKOV bit 1
STKUN 0xFE16 CPU Stack Underflow Pointer Register
STKUN.STKUN11 11 Modifiable portion of register STKUN bit 11
STKUN.STKUN10 10 Modifiable portion of register STKUN bit 10
STKUN.STKUN9 9 Modifiable portion of register STKUN bit 9
STKUN.STKUN8 8 Modifiable portion of register STKUN bit 8
STKUN.STKUN7 7 Modifiable portion of register STKUN bit 7
STKUN.STKUN6 6 Modifiable portion of register STKUN bit 6
STKUN.STKUN5 5 Modifiable portion of register STKUN bit 5
STKUN.STKUN4 4 Modifiable portion of register STKUN bit 4
STKUN.STKUN3 3 Modifiable portion of register STKUN bit 3
STKUN.STKUN2 2 Modifiable portion of register STKUN bit 2
STKUN.STKUN1 1 Modifiable portion of register STKUN bit 1
ADDRSEL1 0xFE18 Address Select Register 1
ADDRSEL1.RGSAD15 15 Range Start Address bit 15
ADDRSEL1.RGSAD14 14 Range Start Address bit 14
ADDRSEL1.RGSAD13 13 Range Start Address bit 13
ADDRSEL1.RGSAD12 12 Range Start Address bit 12
ADDRSEL1.RGSAD11 11 Range Start Address bit 11
ADDRSEL1.RGSAD10 10 Range Start Address bit 10
ADDRSEL1.RGSAD9 9 Range Start Address bit 9
ADDRSEL1.RGSAD8 8 Range Start Address bit 8
ADDRSEL1.RGSAD7 7 Range Start Address bit 7
ADDRSEL1.RGSAD6 6 Range Start Address bit 6
ADDRSEL1.RGSAD5 5 Range Start Address bit 5
ADDRSEL1.RGSAD4 4 Range Start Address bit 4
ADDRSEL1.RGSZ3 3 Range Size Selection bit 3
ADDRSEL1.RGSZ2 2 Range Size Selection bit 2
ADDRSEL1.RGSZ1 1 Range Size Selection bit 1
ADDRSEL1.RGSZ0 0 Range Size Selection bit 0
ADDRSEL2 0xFE1A Address Select Register 2
ADDRSEL2.RGSAD15 15 Range Start Address bit 15
ADDRSEL2.RGSAD14 14 Range Start Address bit 14
ADDRSEL2.RGSAD13 13 Range Start Address bit 13
ADDRSEL2.RGSAD12 12 Range Start Address bit 12
ADDRSEL2.RGSAD11 11 Range Start Address bit 11
ADDRSEL2.RGSAD10 10 Range Start Address bit 10
ADDRSEL2.RGSAD9 9 Range Start Address bit 9
ADDRSEL2.RGSAD8 8 Range Start Address bit 8
ADDRSEL2.RGSAD7 7 Range Start Address bit 7
ADDRSEL2.RGSAD6 6 Range Start Address bit 6
ADDRSEL2.RGSAD5 5 Range Start Address bit 5
ADDRSEL2.RGSAD4 4 Range Start Address bit 4
ADDRSEL2.RGSZ3 3 Range Size Selection bit 3
ADDRSEL2.RGSZ2 2 Range Size Selection bit 2
ADDRSEL2.RGSZ1 1 Range Size Selection bit 1
ADDRSEL2.RGSZ0 0 Range Size Selection bit 0
ADDRSEL3 0xFE1C Address Select Register 3
ADDRSEL3.RGSAD15 15 Range Start Address bit 15
ADDRSEL3.RGSAD14 14 Range Start Address bit 14
ADDRSEL3.RGSAD13 13 Range Start Address bit 13
ADDRSEL3.RGSAD12 12 Range Start Address bit 12
ADDRSEL3.RGSAD11 11 Range Start Address bit 11
ADDRSEL3.RGSAD10 10 Range Start Address bit 10
ADDRSEL3.RGSAD9 9 Range Start Address bit 9
ADDRSEL3.RGSAD8 8 Range Start Address bit 8
ADDRSEL3.RGSAD7 7 Range Start Address bit 7
ADDRSEL3.RGSAD6 6 Range Start Address bit 6
ADDRSEL3.RGSAD5 5 Range Start Address bit 5
ADDRSEL3.RGSAD4 4 Range Start Address bit 4
ADDRSEL3.RGSZ3 3 Range Size Selection bit 3
ADDRSEL3.RGSZ2 2 Range Size Selection bit 2
ADDRSEL3.RGSZ1 1 Range Size Selection bit 1
ADDRSEL3.RGSZ0 0 Range Size Selection bit 0
ADDRSEL4 0xFE1E Address Select Register 4
ADDRSEL4.RGSAD15 15 Range Start Address bit 15
ADDRSEL4.RGSAD14 14 Range Start Address bit 14
ADDRSEL4.RGSAD13 13 Range Start Address bit 13
ADDRSEL4.RGSAD12 12 Range Start Address bit 12
ADDRSEL4.RGSAD11 11 Range Start Address bit 11
ADDRSEL4.RGSAD10 10 Range Start Address bit 10
ADDRSEL4.RGSAD9 9 Range Start Address bit 9
ADDRSEL4.RGSAD8 8 Range Start Address bit 8
ADDRSEL4.RGSAD7 7 Range Start Address bit 7
ADDRSEL4.RGSAD6 6 Range Start Address bit 6
ADDRSEL4.RGSAD5 5 Range Start Address bit 5
ADDRSEL4.RGSAD4 4 Range Start Address bit 4
ADDRSEL4.RGSZ3 3 Range Size Selection bit 3
ADDRSEL4.RGSZ2 2 Range Size Selection bit 2
ADDRSEL4.RGSZ1 1 Range Size Selection bit 1
ADDRSEL4.RGSZ0 0 Range Size Selection bit 0
PW0 0xFE30 PWM Module Pulse Width Register 0
PW1 0xFE32 PWM Module Pulse Width Register 1
PW2 0xFE34 PWM Module Pulse Width Register 2
PW3 0xFE36 PWM Module Pulse Width Register 3
T2 0xFE40 GPT1 Timer 2 Register
T3 0xFE42 GPT1 Timer 3 Register
T4 0xFE44 GPT1 Timer 4 Register
T5 0xFE46 GPT2 Timer 5 Register
T6 0xFE48 GPT2 Timer 6 Register
CAPREL 0xFE4A GPT2 Capture/Reload Register
T0 0xFE50 CAPCOM Timer 0 Register
T1 0xFE52 CAPCOM Timer 1 Register
T0REL 0xFE54 CAPCOM Timer 0 Reload Register
T1REL 0xFE56 CAPCOM Timer 1 Reload Register
CC16 0xFE60 CAPCOM Register 16
CC17 0xFE62 CAPCOM Register 17
CC18 0xFE64 CAPCOM Register 18
CC19 0xFE66 CAPCOM Register 19
CC20 0xFE68 CAPCOM Register 20
CC21 0xFE6A CAPCOM Register 21
CC22 0xFE6C CAPCOM Register 22
CC23 0xFE6E CAPCOM Register 23
CC24 0xFE70 CAPCOM Register 24
CC25 0xFE72 CAPCOM Register 25
CC26 0xFE74 CAPCOM Register 26
CC27 0xFE76 CAPCOM Register 27
CC28 0xFE78 CAPCOM Register 28
CC29 0xFE7A CAPCOM Register 29
CC30 0xFE7C CAPCOM Register 30
CC31 0xFE7E CAPCOM Register 31
CC0 0xFE80 CAPCOM Register 0
CC1 0xFE82 CAPCOM Register 1
CC2 0xFE84 CAPCOM Register 2
CC3 0xFE86 CAPCOM Register 3
CC4 0xFE88 CAPCOM Register 4
CC5 0xFE8A CAPCOM Register 5
CC6 0xFE8C CAPCOM Register 6
CC7 0xFE8E CAPCOM Register 7
CC8 0xFE90 CAPCOM Register 8
CC9 0xFE92 CAPCOM Register 9
CC10 0xFE94 CAPCOM Register 10
CC11 0xFE96 CAPCOM Register 11
CC12 0xFE98 CAPCOM Register 12
CC13 0xFE9A CAPCOM Register 13
CC14 0xFE9C CAPCOM Register 14
CC15 0xFE9E CAPCOM Register 15
ADDAT 0xFEA0 A/D Converter Result Register
ADDAT.CHNR15 15 Channel Number bit 15
ADDAT.CHNR14 14 Channel Number bit 14
ADDAT.CHNR13 13 Channel Number bit 13
ADDAT.CHNR12 12 Channel Number bit 12
ADDAT.ADRES9 9 A/D Conversion Result bit 9
ADDAT.ADRES8 8 A/D Conversion Result bit 8
ADDAT.ADRES7 7 A/D Conversion Result bit 7
ADDAT.ADRES6 6 A/D Conversion Result bit 6
ADDAT.ADRES5 5 A/D Conversion Result bit 5
ADDAT.ADRES4 4 A/D Conversion Result bit 4
ADDAT.ADRES3 3 A/D Conversion Result bit 3
ADDAT.ADRES2 2 A/D Conversion Result bit 2
ADDAT.ADRES1 1 A/D Conversion Result bit 1
ADDAT.ADRES0 0 A/D Conversion Result bit 0
WDT 0xFEAE Watchdog Timer Register (read only)
S0TBUF 0xFEB0 Serial Channel 0 Transmit Buffer Register
S0RBUF 0xFEB2 Serial Channel 0 Receive Buffer Register (read only)
S0BG 0xFEB4 Serial Channel 0 Baud Rate Generator Reload Register
PECC0 0xFEC0 PEC Channel 0 Control Register
PECC0.INC10 10 Increment Control bit 10
PECC0.INC9 9 Increment Control bit 9
PECC0.BWT 8 Byte/Word Transfer Selection
PECC0.COUNT7 7 PEC Transfer Count bit 7
PECC0.COUNT6 6 PEC Transfer Count bit 6
PECC0.COUNT5 5 PEC Transfer Count bit 5
PECC0.COUNT4 4 PEC Transfer Count bit 4
PECC0.COUNT3 3 PEC Transfer Count bit 3
PECC0.COUNT2 2 PEC Transfer Count bit 2
PECC0.COUNT1 1 PEC Transfer Count bit 1
PECC0.COUNT0 0 PEC Transfer Count bit 0
PECC1 0xFEC2 PEC Channel 1 Control Register
PECC1.INC10 10 Increment Control bit 10
PECC1.INC9 9 Increment Control bit 9
PECC1.BWT 8 Byte/Word Transfer Selection
PECC1.COUNT7 7 PEC Transfer Count bit 7
PECC1.COUNT6 6 PEC Transfer Count bit 6
PECC1.COUNT5 5 PEC Transfer Count bit 5
PECC1.COUNT4 4 PEC Transfer Count bit 4
PECC1.COUNT3 3 PEC Transfer Count bit 3
PECC1.COUNT2 2 PEC Transfer Count bit 2
PECC1.COUNT1 1 PEC Transfer Count bit 1
PECC1.COUNT0 0 PEC Transfer Count bit 0
PECC2 0xFEC4 PEC Channel 2 Control Register
PECC2.INC10 10 Increment Control bit 10
PECC2.INC9 9 Increment Control bit 9
PECC2.BWT 8 Byte/Word Transfer Selection
PECC2.COUNT7 7 PEC Transfer Count bit 7
PECC2.COUNT6 6 PEC Transfer Count bit 6
PECC2.COUNT5 5 PEC Transfer Count bit 5
PECC2.COUNT4 4 PEC Transfer Count bit 4
PECC2.COUNT3 3 PEC Transfer Count bit 3
PECC2.COUNT2 2 PEC Transfer Count bit 2
PECC2.COUNT1 1 PEC Transfer Count bit 1
PECC2.COUNT0 0 PEC Transfer Count bit 0
PECC3 0xFEC6 PEC Channel 3 Control Register
PECC3.INC10 10 Increment Control bit 10
PECC3.INC9 9 Increment Control bit 9
PECC3.BWT 8 Byte/Word Transfer Selection
PECC3.COUNT7 7 PEC Transfer Count bit 7
PECC3.COUNT6 6 PEC Transfer Count bit 6
PECC3.COUNT5 5 PEC Transfer Count bit 5
PECC3.COUNT4 4 PEC Transfer Count bit 4
PECC3.COUNT3 3 PEC Transfer Count bit 3
PECC3.COUNT2 2 PEC Transfer Count bit 2
PECC3.COUNT1 1 PEC Transfer Count bit 1
PECC3.COUNT0 0 PEC Transfer Count bit 0
PECC4 0xFEC8 PEC Channel 4 Control Register
PECC4.INC10 10 Increment Control bit 10
PECC4.INC9 9 Increment Control bit 9
PECC4.BWT 8 Byte/Word Transfer Selection
PECC4.COUNT7 7 PEC Transfer Count bit 7
PECC4.COUNT6 6 PEC Transfer Count bit 6
PECC4.COUNT5 5 PEC Transfer Count bit 5
PECC4.COUNT4 4 PEC Transfer Count bit 4
PECC4.COUNT3 3 PEC Transfer Count bit 3
PECC4.COUNT2 2 PEC Transfer Count bit 2
PECC4.COUNT1 1 PEC Transfer Count bit 1
PECC4.COUNT0 0 PEC Transfer Count bit 0
PECC5 0xFECA PEC Channel 5 Control Register
PECC5.INC10 10 Increment Control bit 10
PECC5.INC9 9 Increment Control bit 9
PECC5.BWT 8 Byte/Word Transfer Selection
PECC5.COUNT7 7 PEC Transfer Count bit 7
PECC5.COUNT6 6 PEC Transfer Count bit 6
PECC5.COUNT5 5 PEC Transfer Count bit 5
PECC5.COUNT4 4 PEC Transfer Count bit 4
PECC5.COUNT3 3 PEC Transfer Count bit 3
PECC5.COUNT2 2 PEC Transfer Count bit 2
PECC5.COUNT1 1 PEC Transfer Count bit 1
PECC5.COUNT0 0 PEC Transfer Count bit 0
PECC6 0xFECC PEC Channel 6 Control Register
PECC6.INC10 10 Increment Control bit 10
PECC6.INC9 9 Increment Control bit 9
PECC6.BWT 8 Byte/Word Transfer Selection
PECC6.COUNT7 7 PEC Transfer Count bit 7
PECC6.COUNT6 6 PEC Transfer Count bit 6
PECC6.COUNT5 5 PEC Transfer Count bit 5
PECC6.COUNT4 4 PEC Transfer Count bit 4
PECC6.COUNT3 3 PEC Transfer Count bit 3
PECC6.COUNT2 2 PEC Transfer Count bit 2
PECC6.COUNT1 1 PEC Transfer Count bit 1
PECC6.COUNT0 0 PEC Transfer Count bit 0
PECC7 0xFECE PEC Channel 7 Control Register
PECC7.INC10 10 Increment Control bit 10
PECC7.INC9 9 Increment Control bit 9
PECC7.BWT 8 Byte/Word Transfer Selection
PECC7.COUNT7 7 PEC Transfer Count bit 7
PECC7.COUNT6 6 PEC Transfer Count bit 6
PECC7.COUNT5 5 PEC Transfer Count bit 5
PECC7.COUNT4 4 PEC Transfer Count bit 4
PECC7.COUNT3 3 PEC Transfer Count bit 3
PECC7.COUNT2 2 PEC Transfer Count bit 2
PECC7.COUNT1 1 PEC Transfer Count bit 1
PECC7.COUNT0 0 PEC Transfer Count bit 0
P0L 0xFF00 Port 0 Low Register (Lower half of PORT0)
P0L.P0L7 7 Port data register P0L bit 7
P0L.P0L6 6 Port data register P0L bit 6
P0L.P0L5 5 Port data register P0L bit 5
P0L.P0L4 4 Port data register P0L bit 4
P0L.P0L3 3 Port data register P0L bit 3
P0L.P0L2 2 Port data register P0L bit 2
P0L.P0L1 1 Port data register P0L bit 1
P0L.P0L0 0 Port data register P0L bit 0
P0H 0xFF02 Port 0 High Register (Upper half of PORT0)
P0H.P0H7 7 Port data register P0H bit 7
P0H.P0H6 6 Port data register P0H bit 6
P0H.P0H5 5 Port data register P0H bit 5
P0H.P0H4 4 Port data register P0H bit 4
P0H.P0H3 3 Port data register P0H bit 3
P0H.P0H2 2 Port data register P0H bit 2
P0H.P0H1 1 Port data register P0H bit 1
P0H.P0H0 0 Port data register P0H bit 0
P1L 0xFF04 Port 1 Low Register (Lower half of PORT1)
P1L.P1L7 7 Port data register P1L bit 7
P1L.P1L6 6 Port data register P1L bit 6
P1L.P1L5 5 Port data register P1L bit 5
P1L.P1L4 4 Port data register P1L bit 4
P1L.P1L3 3 Port data register P1L bit 3
P1L.P1L2 2 Port data register P1L bit 2
P1L.P1L1 1 Port data register P1L bit 1
P1L.P1L0 0 Port data register P1L bit 0
P1H 0xFF06 Port 1 High Register (Upper half of PORT1)
P1H.P1H7 7 Port data register P1H bit 7
P1H.P1H6 6 Port data register P1H bit 6
P1H.P1H5 5 Port data register P1H bit 5
P1H.P1H4 4 Port data register P1H bit 4
P1H.P1H3 3 Port data register P1H bit 3
P1H.P1H2 2 Port data register P1H bit 2
P1H.P1H1 1 Port data register P1H bit 1
P1H.P1H0 0 Port data register P1H bit 0
BUSCON0 0xFF0C Bus Configuration Register 0
BUSCON0.CSWEN0 15 Write Chip Select Enable
BUSCON0.CSREN0 14 Read Chip Select Enable
BUSCON0.RDYEN0 12 READY Input Enable
BUSCON0.BUSACT0 10 Bus Active Control
BUSCON0.ALECTL0 9 ALE Lengthening Control
BUSCON0.BTYP7 7 External Bus Configuration bit 7
BUSCON0.BTYP6 6 External Bus Configuration bit 6
BUSCON0.MTTC0 5 Memory Tristate Time Control
BUSCON0.RWDC0 4 Read/Write Delay Control for BUSCON
BUSCON0.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON0.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON0.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON0.MCTC0 0 Memory Cycle Time Control bit 0
MDC 0xFF0E CPU Multiply Divide Control Register
MDC.MDRIU 4 Multiply/Divide Register In Use
PSW 0xFF10 CPU Program Status Word
PSW.ILVL15 15 ILVL15 - Interrupt and EBC Control Fields
PSW.ILVL14 14 ILVL14 - Interrupt and EBC Control Fields
PSW.ILVL13 13 ILVL13 - Interrupt and EBC Control Fields
PSW.ILVL12 12 ILVL12 - Interrupt and EBC Control Fields
PSW.IEN 11 IEN - Interrupt and EBC Control Fields
PSW.HLDEN 10 HLDEN - Interrupt and EBC Control Fields
PSW.USR0 6 User General Purpose Flag
PSW.MULIP 5 Multiplication/Division In Progress
PSW.E 4 End of Table Flag
PSW.Z 3 Zero Flag
PSW.V 2 Overflow Result
PSW.C 1 Carry Flag
PSW.N 0 Negative Result
SYSCON 0xFF12 CPU System Configuration Register
SYSCON.STKSZ15 15 System Stack Size bit 15
SYSCON.STKSZ14 14 System Stack Size bit 14
SYSCON.STKSZ13 13 System Stack Size bit 13
SYSCON.ROMS1 12 Internal ROM Mapping
SYSCON.SGTDIS 11 Segmentation Disable/Enable Control
SYSCON.ROMEN 10 Internal ROM Enable
SYSCON.BYTDIS 9 Disable/Enable Control for Pin BHE
SYSCON.CLKEN 8 System Clock Output Enable
SYSCON.WRCFG 7 Write Configuration Control
SYSCON.CSCFG 6 Chip Select Configuration Control
SYSCON.OWDDIS 4 Oscillator Watchdog Disable Bit
SYSCON.BDRSTEN 3 Bidirectional Reset Enable Bit
SYSCON.XPEN 2 XBUS Peripheral Enable Bit
SYSCON.VISIBLE 1 Visible Mode Control
SYSCON.XPER_SHARE 0 XBUS Peripheral Share Mode Control
BUSCON1 0xFF14 Bus Configuration Register 1
BUSCON1.CSWEN1 15 Write Chip Select Enable
BUSCON1.CSREN1 14 Read Chip Select Enable
BUSCON1.RDYEN1 12 READY Input Enable
BUSCON1.BUSACT1 10 Bus Active Control
BUSCON1.ALECTL1 9 ALE Lengthening Control
BUSCON1.BTYP7 7 External Bus Configuration bit 7
BUSCON1.BTYP6 6 External Bus Configuration bit 6
BUSCON1.MTTC1 5 Memory Tristate Time Control
BUSCON1.RWDC1 4 Read/Write Delay Control for BUSCON
BUSCON1.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON1.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON1.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON1.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON2 0xFF16 Bus Configuration Register 2
BUSCON2.CSWEN2 15 Write Chip Select Enable
BUSCON2.CSREN2 14 Read Chip Select Enable
BUSCON2.RDYEN2 12 READY Input Enable
BUSCON2.BUSACT2 10 Bus Active Control
BUSCON2.ALECTL2 9 ALE Lengthening Control
BUSCON2.BTYP7 7 External Bus Configuration bit 7
BUSCON2.BTYP6 6 External Bus Configuration bit 6
BUSCON2.MTTC2 5 Memory Tristate Time Control
BUSCON2.RWDC2 4 Read/Write Delay Control for BUSCON
BUSCON2.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON2.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON2.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON2.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON3 0xFF18 Bus Configuration Register 3
BUSCON3.CSWEN3 15 Write Chip Select Enable
BUSCON3.CSREN3 14 Read Chip Select Enable
BUSCON3.RDYEN3 12 READY Input Enable
BUSCON3.BUSACT3 10 Bus Active Control
BUSCON3.ALECTL3 9 ALE Lengthening Control
BUSCON3.BTYP7 7 External Bus Configuration bit 7
BUSCON3.BTYP6 6 External Bus Configuration bit 6
BUSCON3.MTTC3 5 Memory Tristate Time Control
BUSCON3.RWDC3 4 Read/Write Delay Control for BUSCON
BUSCON3.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON3.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON3.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON3.MCTC0 0 Memory Cycle Time Control bit 0
BUSCON4 0xFF1A Bus Configuration Register 4
BUSCON4.CSWEN4 15 Write Chip Select Enable
BUSCON4.CSREN4 14 Read Chip Select Enable
BUSCON4.RDYEN4 12 READY Input Enable
BUSCON4.BUSACT4 10 Bus Active Control
BUSCON4.ALECTL4 9 ALE Lengthening Control
BUSCON4.BTYP7 7 External Bus Configuration bit 7
BUSCON4.BTYP6 6 External Bus Configuration bit 6
BUSCON4.MTTC4 5 Memory Tristate Time Control
BUSCON4.RWDC4 4 Read/Write Delay Control for BUSCON
BUSCON4.MCTC3 3 Memory Cycle Time Control bit 3
BUSCON4.MCTC2 2 Memory Cycle Time Control bit 2
BUSCON4.MCTC1 1 Memory Cycle Time Control bit 1
BUSCON4.MCTC0 0 Memory Cycle Time Control bit 0
ZEROS 0xFF1C Constant Value 0's Register (read only)
ONES 0xFF1E Constant Value 1's Register (read only)
T78CON 0xFF20 CAPCOM Timer 7 and 8 Control Register
T78CON.T8R 14 Timer/Counter 8 Run Control
T78CON.T8M 11 Timer/Counter 8 Mode Selection
T78CON.T8I10 10 Timer/Counter 8 Input Selection bit 10
T78CON.T8I9 9 Timer/Counter 8 Input Selection bit 9
T78CON.T8I8 8 Timer/Counter 8 Input Selection bit 8
T78CON.T7R 6 Timer/Counter 7 Run Control
T78CON.T7M 3 Timer/Counter 7 Mode Selection
T78CON.T7I2 2 Timer/Counter 7 Input Selection bit 2
T78CON.T7I1 1 Timer/Counter 7 Input Selection bit 1
T78CON.T7I0 0 Timer/Counter 7 Input Selection bit 0
CCM4 0xFF22 CAPCOM Mode Control Register 4
CCM4.ACC19 15 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD19_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM4.CCMOD19_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM4.CCMOD19_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM4.ACC18 11 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD18_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM4.CCMOD18_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM4.CCMOD18_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM4.ACC17 7 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD17_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM4.CCMOD17_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM4.CCMOD17_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM4.ACC16 3 Allocation Bit for Capture/Compare Register CC4
CCM4.CCMOD16_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM4.CCMOD16_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM4.CCMOD16_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM5 0xFF24 CAPCOM Mode Control Register 5
CCM5.ACC23 15 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD23_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM5.CCMOD23_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM5.CCMOD23_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM5.ACC22 11 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD22_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM5.CCMOD22_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM5.CCMOD22_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM5.ACC21 7 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD21_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM5.CCMOD21_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM5.CCMOD21_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM5.ACC20 3 Allocation Bit for Capture/Compare Register CC4
CCM5.CCMOD20_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM5.CCMOD20_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM5.CCMOD20_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM6 0xFF26 CAPCOM Mode Control Register 6
CCM6.ACC27 15 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD27_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM6.CCMOD27_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM6.CCMOD27_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM6.ACC26 11 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD26_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM6.CCMOD26_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM6.CCMOD26_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM6.ACC25 7 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD25_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM6.CCMOD25_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM6.CCMOD25_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM6.ACC24 3 Allocation Bit for Capture/Compare Register CC4
CCM6.CCMOD24_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM6.CCMOD24_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM6.CCMOD24_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
CCM7 0xFF28 CAPCOM Mode Control Register 7
CCM7.ACC31 15 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD31_14 14 Mode Selection for Capture/Compare Register CC4 bit 14
CCM7.CCMOD31_13 13 Mode Selection for Capture/Compare Register CC4 bit 13
CCM7.CCMOD31_12 12 Mode Selection for Capture/Compare Register CC4 bit 12
CCM7.ACC30 11 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD30_10 10 Mode Selection for Capture/Compare Register CC4 bit 10
CCM7.CCMOD30_9 9 Mode Selection for Capture/Compare Register CC4 bit 9
CCM7.CCMOD30_8 8 Mode Selection for Capture/Compare Register CC4 bit 8
CCM7.ACC29 7 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD29_6 6 Mode Selection for Capture/Compare Register CC4 bit 6
CCM7.CCMOD29_5 5 Mode Selection for Capture/Compare Register CC4 bit 5
CCM7.CCMOD29_4 4 Mode Selection for Capture/Compare Register CC4 bit 4
CCM7.ACC28 3 Allocation Bit for Capture/Compare Register CC4
CCM7.CCMOD28_2 2 Mode Selection for Capture/Compare Register CC4 bit 2
CCM7.CCMOD28_1 1 Mode Selection for Capture/Compare Register CC4 bit 1
CCM7.CCMOD28_0 0 Mode Selection for Capture/Compare Register CC4 bit 0
PWMCON0 0xFF30 PWM Control Register 0
PWMCON0.PIR3 15 PWM Channel 3 Interrupt Request Flag
PWMCON0.PIR2 14 PWM Channel 2 Interrupt Request Flag
PWMCON0.PIR1 13 PWM Channel 1 Interrupt Request Flag
PWMCON0.PIR0 12 PWM Channel 0 Interrupt Request Flag
PWMCON0.PIE3 11 PWM Channel 3 Interrupt Enable Flag
PWMCON0.PIE2 10 PWM Channel 2 Interrupt Enable Flag
PWMCON0.PIE1 9 PWM Channel 1 Interrupt Enable Flag
PWMCON0.PIE0 8 PWM Channel 0 Interrupt Enable Flag
PWMCON0.PTI3 7 PWM Timer 3 Input Clock Selection
PWMCON0.PTI2 6 PWM Timer 2 Input Clock Selection
PWMCON0.PTI1 5 PWM Timer 1 Input Clock Selection
PWMCON0.PTI0 4 PWM Timer 0 Input Clock Selection
PWMCON0.PTR3 3 PWM Timer 3 Run Control Bit
PWMCON0.PTR2 2 PWM Timer 2 Run Control Bit
PWMCON0.PTR1 1 PWM Timer 1 Run Control Bit
PWMCON0.PTR0 0 PWM Timer 0 Run Control Bit
PWMCON1 0xFF32 PWM Control Register 1
PWMCON1.PS3 15 PWM Channel 3 Single Shot Mode Control Bit
PWMCON1.PS2 14 PWM Channel 2 Single Shot Mode Control Bit
PWMCON1.PB01 12 PWM Channel 0/1 Burst Mode Control Bit
PWMCON1.PM3 7 PWM Channel 3 Mode Control Bit
PWMCON1.PM2 6 PWM Channel 2 Mode Control Bit
PWMCON1.PM1 5 PWM Channel 1 Mode Control Bit
PWMCON1.PM0 4 PWM Channel 0 Mode Control Bit
PWMCON1.PEN3 3 PWM Channel 3 Output Enable Bit
PWMCON1.PEN2 2 PWM Channel 2 Output Enable Bit
PWMCON1.PEN1 1 PWM Channel 1 Output Enable Bit
PWMCON1.PEN0 0 PWM Channel 0 Output Enable Bit
T2CON 0xFF40 GPT1 Timer 2 Control Register
T2CON.T2UDE 8 Timer 2 External Up/Down Enable
T2CON.T2UD 7 Timer 2 Up/Down Control
T2CON.T2R 6 Timer 2 Run Bit
T2CON.T2M5 5 Timer 2 Mode Control bit 5
T2CON.T2M4 4 Timer 2 Mode Control bit 4
T2CON.T2M3 3 Timer 2 Mode Control bit 3
T2CON.T2I2 2 Timer 2 Input Selection bit 2
T2CON.T2I1 1 Timer 2 Input Selection bit 1
T2CON.T2I0 0 Timer 2 Input Selection bit 0
T3CON 0xFF42 GPT1 Timer 3 Control Register
T3CON.T3OTL 10 Timer 3 Output Toggle Latch
T3CON.T3OE 9 Alternate Output Function Enable
T3CON.T3UDE 8 Timer 3 External Up/Down Enable
T3CON.T3UD 7 Timer 3 Up/Down Control
T3CON.T3R 6 Timer 3 Run Bit
T3CON.T3M5 5 Timer 3 Mode Control bit 5
T3CON.T3M4 4 Timer 3 Mode Control bit 4
T3CON.T3M3 3 Timer 3 Mode Control bit 3
T3CON.T3I2 2 Timer 3 Input Selection bit 2
T3CON.T3I1 1 Timer 3 Input Selection bit 1
T3CON.T3I0 0 Timer 3 Input Selection bit 0
T4CON 0xFF44 GPT1 Timer 4 Control Register
T4CON.T4UDE 8 Timer 4 External Up/Down Enable
T4CON.T4UD 7 Timer 4 Up/Down Control
T4CON.T4R 6 Timer 4 Run Bit
T4CON.T4M5 5 Timer 4 Mode Control bit 5
T4CON.T4M4 4 Timer 4 Mode Control bit 4
T4CON.T4M3 3 Timer 4 Mode Control bit 3
T4CON.T4I2 2 Timer 4 Input Selection bit 2
T4CON.T4I1 1 Timer 4 Input Selection bit 1
T4CON.T4I0 0 Timer 4 Input Selection bit 0
T5CON 0xFF46 GPT2 Timer 5 Control Register
T5CON.T5SC 15 Timer 5 Capture Mode Enable
T5CON.T5CLR 14 Timer 5 Clear Bit
T5CON.CI13 13 Register CAPREL Capture Trigger Selection bit 13
T5CON.CI12 12 Register CAPREL Capture Trigger Selection bit 12
T5CON.CT3 10 Timer 3 Capture Trigger Enable
T5CON.T5UDE 8 Timer 5 External Up/Down Enable
T5CON.T5UD 7 Timer 5 Up / Down Control
T5CON.T5R 6 Timer 5 Run Bit
T5CON.T5M5 5 Timer 5 Mode Control bit 5
T5CON.T5M4 4 Timer 5 Mode Control bit 4
T5CON.T5M3 3 Timer 5 Mode Control bit 3
T5CON.T5I2 2 Timer 5 Input Selection bit 2
T5CON.T5I1 1 Timer 5 Input Selection bit 1
T5CON.T5I0 0 Timer 5 Input Selection bit 0
T6CON 0xFF48 GPT2 Timer 6 Control Register
T6CON.T6SR 15 Timer 6 Reload Mode Enable
T6CON.T6OTL 10 Timer 6 Output Toggle Latch
T6CON.T6OE 9 Alternate Output Function Enable
T6CON.T6UDE 8 Timer 6 External Up/Down Enable
T6CON.T6UD 7 Timer 6 Up/Down Control
T6CON.T6R 6 Timer 6 Run Bit
T6CON.T6M5 5 Timer 6 Mode Control bit 5
T6CON.T6M4 4 Timer 6 Mode Control bit 4
T6CON.T6M3 3 Timer 6 Mode Control bit 3
T6CON.T6I2 2 Timer 6 Input Selection bit 2
T6CON.T6I1 1 Timer 6 Input Selection bit 1
T6CON.T6I0 0 Timer 6 Input Selection bit 0
T01CON 0xFF50 CAPCOM Timer 0 and Timer 1 Ctrl. Reg.
T01CON.T1R 14 Timer/Counter 1 Run Control
T01CON.T1M 11 Timer/Counter 1 Mode Selection
T01CON.T1I10 10 Timer/Counter 1 Input Selection bit 10
T01CON.T1I9 9 Timer/Counter 1 Input Selection bit 9
T01CON.T1I8 8 Timer/Counter 1 Input Selection bit 8
T01CON.T0R 6 Timer/Counter 0 Run Control
T01CON.T0M 3 Timer/Counter 0 Mode Selection
T01CON.T0I2 2 Timer/Counter 0 Input Selection bit 2
T01CON.T0I1 1 Timer/Counter 0 Input Selection bit 1
T01CON.T0I0 0 Timer/Counter 0 Input Selection bit 0
CCM0 0xFF52 CAPCOM Mode Control Register 0
CCM0.ACC3 15 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD3_14 14 Mode Selection for Capture/Compare Register CC0 bit 14
CCM0.CCMOD3_13 13 Mode Selection for Capture/Compare Register CC0 bit 13
CCM0.CCMOD3_12 12 Mode Selection for Capture/Compare Register CC0 bit 12
CCM0.ACC2 11 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD2_10 10 Mode Selection for Capture/Compare Register CC0 bit 10
CCM0.CCMOD2_9 9 Mode Selection for Capture/Compare Register CC0 bit 9
CCM0.CCMOD2_8 8 Mode Selection for Capture/Compare Register CC0 bit 8
CCM0.ACC1 7 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD1_6 6 Mode Selection for Capture/Compare Register CC0 bit 6
CCM0.CCMOD1_5 5 Mode Selection for Capture/Compare Register CC0 bit 5
CCM0.CCMOD1_4 4 Mode Selection for Capture/Compare Register CC0 bit 4
CCM0.ACC0 3 Allocation Bit for Capture/Compare Register CC0
CCM0.CCMOD0_2 2 Mode Selection for Capture/Compare Register CC0 bit 2
CCM0.CCMOD0_1 1 Mode Selection for Capture/Compare Register CC0 bit 1
CCM0.CCMOD0_0 0 Mode Selection for Capture/Compare Register CC0 bit 0
CCM1 0xFF54 CAPCOM Mode Control Register 1
CCM1.ACC7 15 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD7_14 14 Mode Selection for Capture/Compare Register CC1 bit 14
CCM1.CCMOD7_13 13 Mode Selection for Capture/Compare Register CC1 bit 13
CCM1.CCMOD7_12 12 Mode Selection for Capture/Compare Register CC1 bit 12
CCM1.ACC6 11 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD6_10 10 Mode Selection for Capture/Compare Register CC1 bit 10
CCM1.CCMOD6_9 9 Mode Selection for Capture/Compare Register CC1 bit 9
CCM1.CCMOD6_8 8 Mode Selection for Capture/Compare Register CC1 bit 8
CCM1.ACC5 7 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD5_6 6 Mode Selection for Capture/Compare Register CC1 bit 6
CCM1.CCMOD5_5 5 Mode Selection for Capture/Compare Register CC1 bit 5
CCM1.CCMOD5_4 4 Mode Selection for Capture/Compare Register CC1 bit 4
CCM1.ACC4 3 Allocation Bit for Capture/Compare Register CC1
CCM1.CCMOD4_2 2 Mode Selection for Capture/Compare Register CC1 bit 2
CCM1.CCMOD4_1 1 Mode Selection for Capture/Compare Register CC1 bit 1
CCM1.CCMOD4_0 0 Mode Selection for Capture/Compare Register CC1 bit 0
CCM2 0xFF56 CAPCOM Mode Control Register 2
CCM2.ACC11 15 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD11_14 14 Mode Selection for Capture/Compare Register CC2 bit 14
CCM2.CCMOD11_13 13 Mode Selection for Capture/Compare Register CC2 bit 13
CCM2.CCMOD11_12 12 Mode Selection for Capture/Compare Register CC2 bit 12
CCM2.ACC10 11 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD10_10 10 Mode Selection for Capture/Compare Register CC2 bit 10
CCM2.CCMOD10_9 9 Mode Selection for Capture/Compare Register CC2 bit 9
CCM2.CCMOD10_8 8 Mode Selection for Capture/Compare Register CC2 bit 8
CCM2.ACC9 7 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD9_6 6 Mode Selection for Capture/Compare Register CC2 bit 6
CCM2.CCMOD9_5 5 Mode Selection for Capture/Compare Register CC2 bit 5
CCM2.CCMOD9_4 4 Mode Selection for Capture/Compare Register CC2 bit 4
CCM2.ACC8 3 Allocation Bit for Capture/Compare Register CC2
CCM2.CCMOD8_2 2 Mode Selection for Capture/Compare Register CC2 bit 2
CCM2.CCMOD8_1 1 Mode Selection for Capture/Compare Register CC2 bit 1
CCM2.CCMOD8_0 0 Mode Selection for Capture/Compare Register CC2 bit 0
CCM3 0xFF58 CAPCOM Mode Control Register 3
CCM3.ACC15 15 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD15_14 14 Mode Selection for Capture/Compare Register CC3 bit 14
CCM3.CCMOD15_13 13 Mode Selection for Capture/Compare Register CC3 bit 13
CCM3.CCMOD15_12 12 Mode Selection for Capture/Compare Register CC3 bit 12
CCM3.ACC14 11 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD14_10 10 Mode Selection for Capture/Compare Register CC3 bit 10
CCM3.CCMOD14_9 9 Mode Selection for Capture/Compare Register CC3 bit 9
CCM3.CCMOD14_8 8 Mode Selection for Capture/Compare Register CC3 bit 8
CCM3.ACC13 7 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD13_6 6 Mode Selection for Capture/Compare Register CC3 bit 6
CCM3.CCMOD13_5 5 Mode Selection for Capture/Compare Register CC3 bit 5
CCM3.CCMOD13_4 4 Mode Selection for Capture/Compare Register CC3 bit 4
CCM3.ACC12 3 Allocation Bit for Capture/Compare Register CC3
CCM3.CCMOD12_2 2 Mode Selection for Capture/Compare Register CC3 bit 2
CCM3.CCMOD12_1 1 Mode Selection for Capture/Compare Register CC3 bit 1
CCM3.CCMOD12_0 0 Mode Selection for Capture/Compare Register CC3 bit 0
T2IC 0xFF60 GPT1 Timer 2 Interrupt Control Register
T2IC.T2IR 7
T2IC.T2IE 6
T2IC.ILVL5 5
T2IC.ILVL4 4
T2IC.ILVL3 3
T2IC.ILVL2 2
T2IC.GLVL1 1
T2IC.GLVL0 0
T3IC 0xFF62 GPT1 Timer 3 Interrupt Control Register
T3IC.T3IR 7
T3IC.T3IE 6
T3IC.ILVL5 5
T3IC.ILVL4 4
T3IC.ILVL3 3
T3IC.ILVL2 2
T3IC.GLVL1 1
T3IC.GLVL0 0
T4IC 0xFF64 GPT1 Timer 4 Interrupt Control Register
T4IC.T4IR 7
T4IC.T4IE 6
T4IC.ILVL5 5
T4IC.ILVL4 4
T4IC.ILVL3 3
T4IC.ILVL2 2
T4IC.GLVL1 1
T4IC.GLVL0 0
T5IC 0xFF66 GPT2 Timer 5 Interrupt Control Register
T5IC.T5IR 7
T5IC.T5IE 6
T5IC.ILVL5 5
T5IC.ILVL4 4
T5IC.ILVL3 3
T5IC.ILVL2 2
T5IC.GLVL1 1
T5IC.GLVL0 0
T6IC 0xFF68 GPT2 Timer 6 Interrupt Control Register
T6IC.T6IR 7
T6IC.T6IE 6
T6IC.ILVL5 5
T6IC.ILVL4 4
T6IC.ILVL3 3
T6IC.ILVL2 2
T6IC.GLVL1 1
T6IC.GLVL0 0
CRIC 0xFF6A GPT2 CAPREL Interrupt Control Register
CRIC.CRIR 7
CRIC.CRIE 6
CRIC.ILVL5 5
CRIC.ILVL4 4
CRIC.ILVL3 3
CRIC.ILVL2 2
CRIC.GLVL1 1
CRIC.GLVL0 0
S0TIC 0xFF6C Serial Channel 0 Transmit Interrupt Control Register
S0TIC.S0TIR 7
S0TIC.S0TIE 6
S0TIC.ILVL5 5
S0TIC.ILVL4 4
S0TIC.ILVL3 3
S0TIC.ILVL2 2
S0TIC.GLVL1 1
S0TIC.GLVL0 0
S0RIC 0xFF6E Serial Channel 0 Receive Interrupt Control Register
S0RIC.S0RIR 7
S0RIC.S0RIE 6
S0RIC.ILVL5 5
S0RIC.ILVL4 4
S0RIC.ILVL3 3
S0RIC.ILVL2 2
S0RIC.GLVL1 1
S0RIC.GLVL0 0
S0EIC 0xFF70 Serial Channel 0 Error Interrupt Ctrl. Reg.
S0EIC.S0EIR 7
S0EIC.S0EIE 6
S0EIC.ILVL5 5
S0EIC.ILVL4 4
S0EIC.ILVL3 3
S0EIC.ILVL2 2
S0EIC.GLVL1 1
S0EIC.GLVL0 0
SSCTIC 0xFF72 SSC Transmit Interrupt Control Register
SSCTIC.SSCTIR 7
SSCTIC.SSCTIE 6
SSCTIC.ILVL5 5
SSCTIC.ILVL4 4
SSCTIC.ILVL3 3
SSCTIC.ILVL2 2
SSCTIC.GLVL1 1
SSCTIC.GLVL0 0
SSCRIC 0xFF74 SSC Receive Interrupt Control Register
SSCRIC.SSCRIR 7
SSCRIC.SSCRIE 6
SSCRIC.ILVL5 5
SSCRIC.ILVL4 4
SSCRIC.ILVL3 3
SSCRIC.ILVL2 2
SSCRIC.GLVL1 1
SSCRIC.GLVL0 0
SSCEIC 0xFF76 SSC Error Interrupt Control Register
SSCEIC.SSCEIR 7
SSCEIC.SSCEIE 6
SSCEIC.ILVL5 5
SSCEIC.ILVL4 4
SSCEIC.ILVL3 3
SSCEIC.ILVL2 2
SSCEIC.GLVL1 1
SSCEIC.GLVL0 0
CC0IC 0xFF78 CAPCOM Register 0 Interrupt Ctrl. Reg.
CC0IC.CC0IR 7
CC0IC.CC0IE 6
CC0IC.ILVL5 5
CC0IC.ILVL4 4
CC0IC.ILVL3 3
CC0IC.ILVL2 2
CC0IC.GLVL1 1
CC0IC.GLVL0 0
CC1IC 0xFF7A CAPCOM Register 1 Interrupt Ctrl. Reg.
CC1IC.CC1IR 7
CC1IC.CC1IE 6
CC1IC.ILVL5 5
CC1IC.ILVL4 4
CC1IC.ILVL3 3
CC1IC.ILVL2 2
CC1IC.GLVL1 1
CC1IC.GLVL0 0
CC2IC 0xFF7C CAPCOM Register 2 Interrupt Ctrl. Reg.
CC2IC.CC2IR 7
CC2IC.CC2IE 6
CC2IC.ILVL5 5
CC2IC.ILVL4 4
CC2IC.ILVL3 3
CC2IC.ILVL2 2
CC2IC.GLVL1 1
CC2IC.GLVL0 0
CC3IC 0xFF7E CAPCOM Register 3 Interrupt Ctrl. Reg.
CC3IC.CC3IR 7
CC3IC.CC3IE 6
CC3IC.ILVL5 5
CC3IC.ILVL4 4
CC3IC.ILVL3 3
CC3IC.ILVL2 2
CC3IC.GLVL1 1
CC3IC.GLVL0 0
CC4IC 0xFF80 CAPCOM Register 4 Interrupt Ctrl. Reg.
CC4IC.CC4IR 7
CC4IC.CC4IE 6
CC4IC.ILVL5 5
CC4IC.ILVL4 4
CC4IC.ILVL3 3
CC4IC.ILVL2 2
CC4IC.GLVL1 1
CC4IC.GLVL0 0
CC5IC 0xFF82 CAPCOM Register 5 Interrupt Ctrl. Reg.
CC5IC.CC5IR 7
CC5IC.CC5IE 6
CC5IC.ILVL5 5
CC5IC.ILVL4 4
CC5IC.ILVL3 3
CC5IC.ILVL2 2
CC5IC.GLVL1 1
CC5IC.GLVL0 0
CC6IC 0xFF84 CAPCOM Register 6Interrupt Ctrl. Reg.
CC6IC.CC6IR 7
CC6IC.CC6IE 6
CC6IC.ILVL5 5
CC6IC.ILVL4 4
CC6IC.ILVL3 3
CC6IC.ILVL2 2
CC6IC.GLVL1 1
CC6IC.GLVL0 0
CC7IC 0xFF86 CAPCOM Register 7 Interrupt Ctrl. Reg.
CC7IC.CC7IR 7
CC7IC.CC7IE 6
CC7IC.ILVL5 5
CC7IC.ILVL4 4
CC7IC.ILVL3 3
CC7IC.ILVL2 2
CC7IC.GLVL1 1
CC7IC.GLVL0 0
CC8IC 0xFF88 CAPCOM Register 8 Interrupt Ctrl. Reg.
CC8IC.CC8IR 7
CC8IC.CC8IE 6
CC8IC.ILVL5 5
CC8IC.ILVL4 4
CC8IC.ILVL3 3
CC8IC.ILVL2 2
CC8IC.GLVL1 1
CC8IC.GLVL0 0
CC9IC 0xFF8A CAPCOM Register 9 Interrupt Ctrl. Reg.
CC9IC.CC9IR 7
CC9IC.CC9IE 6
CC9IC.ILVL5 5
CC9IC.ILVL4 4
CC9IC.ILVL3 3
CC9IC.ILVL2 2
CC9IC.GLVL1 1
CC9IC.GLVL0 0
CC10IC 0xFF8C CAPCOM Register 10 Interrupt Ctrl. Reg.
CC10IC.CC10IR 7
CC10IC.CC10IE 6
CC10IC.ILVL5 5
CC10IC.ILVL4 4
CC10IC.ILVL3 3
CC10IC.ILVL2 2
CC10IC.GLVL1 1
CC10IC.GLVL0 0
CC11IC 0xFF8E CAPCOM Register 11 Interrupt Ctrl. Reg.
CC11IC.CC11IR 7
CC11IC.CC11IE 6
CC11IC.ILVL5 5
CC11IC.ILVL4 4
CC11IC.ILVL3 3
CC11IC.ILVL2 2
CC11IC.GLVL1 1
CC11IC.GLVL0 0
CC12IC 0xFF90 CAPCOM Register 12 Interrupt Ctrl. Reg.
CC12IC.CC12IR 7
CC12IC.CC12IE 6
CC12IC.ILVL5 5
CC12IC.ILVL4 4
CC12IC.ILVL3 3
CC12IC.ILVL2 2
CC12IC.GLVL1 1
CC12IC.GLVL0 0
CC13IC 0xFF92 CAPCOM Register 13 Interrupt Ctrl. Reg.
CC13IC.CC13IR 7
CC13IC.CC13IE 6
CC13IC.ILVL5 5
CC13IC.ILVL4 4
CC13IC.ILVL3 3
CC13IC.ILVL2 2
CC13IC.GLVL1 1
CC13IC.GLVL0 0
CC14IC 0xFF94 CAPCOM Register 14 Interrupt Ctrl. Reg.
CC14IC.CC14IR 7
CC14IC.CC14IE 6
CC14IC.ILVL5 5
CC14IC.ILVL4 4
CC14IC.ILVL3 3
CC14IC.ILVL2 2
CC14IC.GLVL1 1
CC14IC.GLVL0 0
CC15IC 0xFF96 CAPCOM Register 15 Interrupt Ctrl. Reg.
CC15IC.CC15IR 7
CC15IC.CC15IE 6
CC15IC.ILVL5 5
CC15IC.ILVL4 4
CC15IC.ILVL3 3
CC15IC.ILVL2 2
CC15IC.GLVL1 1
CC15IC.GLVL0 0
ADCIC 0xFF98 A/D Converter End of Conversion Interrupt Control Register
ADCIC.ADCIR 7
ADCIC.ADCIE 6
ADCIC.ILVL5 5
ADCIC.ILVL4 4
ADCIC.ILVL3 3
ADCIC.ILVL2 2
ADCIC.GLVL1 1
ADCIC.GLVL0 0
ADEIC 0xFF9A A/D Converter Overrun Error Interrupt Control Register
ADEIC.ADEIR 7
ADEIC.ADEIE 6
ADEIC.ILVL5 5
ADEIC.ILVL4 4
ADEIC.ILVL3 3
ADEIC.ILVL2 2
ADEIC.GLVL1 1
ADEIC.GLVL0 0
T0IC 0xFF9C CAPCOM Timer 0 Interrupt Ctrl. Reg.
T0IC.T0IR 7
T0IC.T0IE 6
T0IC.ILVL5 5
T0IC.ILVL4 4
T0IC.ILVL3 3
T0IC.ILVL2 2
T0IC.GLVL1 1
T0IC.GLVL0 0
T1IC 0xFF9E CAPCOM Timer 1 Interrupt Ctrl. Reg.
T1IC.T1IR 7
T1IC.T1IE 6
T1IC.ILVL5 5
T1IC.ILVL4 4
T1IC.ILVL3 3
T1IC.ILVL2 2
T1IC.GLVL1 1
T1IC.GLVL0 0
ADCON 0xFFA0 A/D Converter Control Register
ADCON.ADCTC15 15 ADC Conversion Time Control bit 15
ADCON.ADCTC14 14 ADC Conversion Time Control bit 14
ADCON.ADSTC13 13 ADC Sample Time Control bit 13
ADCON.ADSTC12 12 ADC Sample Time Control bit 12
ADCON.ADCRQ 11 ADC Channel Injection Request Flag
ADCON.ADCIN 10 ADC Channel Injection Enable
ADCON.ADWR 9 ADC Wait for Read Control
ADCON.ADBSY 8 ADC Busy Flag
ADCON.ADST 7 ADC Start Bit
ADCON.ADM5 5 ADC Mode Selection bit 5
ADCON.ADM4 4 ADC Mode Selection bit 4
ADCON.ADCH3 3 ADC Analog Channel Input Selection bit 3
ADCON.ADCH2 2 ADC Analog Channel Input Selection bit 2
ADCON.ADCH1 1 ADC Analog Channel Input Selection bit 1
ADCON.ADCH0 0 ADC Analog Channel Input Selection bit 0
P5 0xFFA2 Port 5 Register (read only)
P5.P5_15 15 Port data register P5 bit 15
P5.P5_14 14 Port data register P5 bit 14
P5.P5_13 13 Port data register P5 bit 13
P5.P5_12 12 Port data register P5 bit 12
P5.P5_11 11 Port data register P5 bit 11
P5.P5_10 10 Port data register P5 bit 10
P5.P5_9 9 Port data register P5 bit 9
P5.P5_8 8 Port data register P5 bit 8
P5.P5_7 7 Port data register P5 bit 7
P5.P5_6 6 Port data register P5 bit 6
P5.P5_5 5 Port data register P5 bit 5
P5.P5_4 4 Port data register P5 bit 4
P5.P5_3 3 Port data register P5 bit 3
P5.P5_2 2 Port data register P5 bit 2
P5.P5_1 1 Port data register P5 bit 1
P5.P5_0 0 Port data register P5 bit 0
P5DIDIS 0xFFA4 Port 5 Digital Inp.Disable Reg.
P5DIDIS.P5D15 15 Port 5 Bit 15 Digital Input Control
P5DIDIS.P5D14 14 Port 5 Bit 14 Digital Input Control
P5DIDIS.P5D13 13 Port 5 Bit 13 Digital Input Control
P5DIDIS.P5D12 12 Port 5 Bit 12 Digital Input Control
P5DIDIS.P5D11 11 Port 5 Bit 11 Digital Input Control
P5DIDIS.P5D10 10 Port 5 Bit 10 Digital Input Control
P5DIDIS.P5D9 9 Port 5 Bit 9 Digital Input Control
P5DIDIS.P5D8 8 Port 5 Bit 8 Digital Input Control
P5DIDIS.P5D7 7 Port 5 Bit 7 Digital Input Control
P5DIDIS.P5D6 6 Port 5 Bit 6 Digital Input Control
P5DIDIS.P5D5 5 Port 5 Bit 5 Digital Input Control
P5DIDIS.P5D4 4 Port 5 Bit 4 Digital Input Control
P5DIDIS.P5D3 3 Port 5 Bit 3 Digital Input Control
P5DIDIS.P5D2 2 Port 5 Bit 2 Digital Input Control
P5DIDIS.P5D1 1 Port 5 Bit 1 Digital Input Control
P5DIDIS.P5D0 0 Port 5 Bit 0 Digital Input Control
TFR 0xFFAC Trap Flag Register
TFR.NMI 15 Non Maskable Interrupt Flag
TFR.STKOF 14 Stack Overflow Flag
TFR.STKUF 13 Stack Underflow Flag
TFR.UNDOPC 7 Undefined Opcode Flag
TFR.PRTFLT 3 Protection Fault Flag
TFR.ILLOPA 2 Illegal Word Operand Access Flag
TFR.ILLINA 1 Illegal Instruction Access Flag
TFR.ILLBUS 0 Illegal External Bus Access Flag
WDTCON 0xFFAE Watchdog Timer Control Register
WDTCON.WDTREL15 15 Watchdog Timer Reload Value bit 15
WDTCON.WDTREL14 14 Watchdog Timer Reload Value bit 14
WDTCON.WDTREL13 13 Watchdog Timer Reload Value bit 13
WDTCON.WDTREL12 12 Watchdog Timer Reload Value bit 12
WDTCON.WDTREL11 11 Watchdog Timer Reload Value bit 11
WDTCON.WDTREL10 10 Watchdog Timer Reload Value bit 10
WDTCON.WDTREL9 9 Watchdog Timer Reload Value bit 9
WDTCON.WDTREL8 8 Watchdog Timer Reload Value bit 8
WDTCON.LHWR 4 Long Hardware Reset Indication Flag
WDTCON.SHWR 3 Short Hardware Reset Indication Flag
WDTCON.SWR 2 Software Reset Indication Flag
WDTCON.WDTR 1 Watchdog Timer Reset Indication Flag
WDTCON.WDTIN 0 Watchdog Timer Input Frequency Select
S0CON 0xFFB0 Serial Channel 0 Control Register
S0CON.S0R 15 Baudrate Generator Run Bit
S0CON.S0LB 14 LoopBack Mode Enable Bit
S0CON.S0BRS 13 Baudrate Selection Bit
S0CON.S0ODD 12 Parity Selection Bit
S0CON.S0OE 10 Overrun Error Flag
S0CON.S0FE 9 Framing Error Flag
S0CON.S0PE 8 Parity Error Flag
S0CON.S0OEN 7 Overrun Check Enable Bit
S0CON.S0FEN 6 Framing Check Enable Bit
S0CON.S0PEN 5 Parity Check Enable Bit
S0CON.S0REN 4 Receiver Enable Bit
S0CON.S0STP 3 Number of Stop Bits Selection
S0CON.S0M2 2 ASC0 Mode Control bit 2
S0CON.S0M1 1 ASC0 Mode Control bit 1
S0CON.S0M0 0 ASC0 Mode Control bit 0
SSCCON 0xFFB2 SSC Control Register
P2 0xFFC0 Port 2 Register
P2.P2_15 15 Port data register P2 bit 15
P2.P2_14 14 Port data register P2 bit 14
P2.P2_13 13 Port data register P2 bit 13
P2.P2_12 12 Port data register P2 bit 12
P2.P2_11 11 Port data register P2 bit 11
P2.P2_10 10 Port data register P2 bit 10
P2.P2_9 9 Port data register P2 bit 9
P2.P2_8 8 Port data register P2 bit 8
P2.P2_7 7 Port data register P2 bit 7
P2.P2_6 6 Port data register P2 bit 6
P2.P2_5 5 Port data register P2 bit 5
P2.P2_4 4 Port data register P2 bit 4
P2.P2_3 3 Port data register P2 bit 3
P2.P2_2 2 Port data register P2 bit 2
P2.P2_1 1 Port data register P2 bit 1
P2.P2_0 0 Port data register P2 bit 0
DP2 0xFFC2 Port 2 Direction Control Register
DP2.DP2_15 15 Port direction register DP2 bit 15
DP2.DP2_14 14 Port direction register DP2 bit 14
DP2.DP2_13 13 Port direction register DP2 bit 13
DP2.DP2_12 12 Port direction register DP2 bit 12
DP2.DP2_11 11 Port direction register DP2 bit 11
DP2.DP2_10 10 Port direction register DP2 bit 10
DP2.DP2_9 9 Port direction register DP2 bit 9
DP2.DP2_8 8 Port direction register DP2 bit 8
DP2.DP2_7 7 Port direction register DP2 bit 7
DP2.DP2_6 6 Port direction register DP2 bit 6
DP2.DP2_5 5 Port direction register DP2 bit 5
DP2.DP2_4 4 Port direction register DP2 bit 4
DP2.DP2_3 3 Port direction register DP2 bit 3
DP2.DP2_2 2 Port direction register DP2 bit 2
DP2.DP2_1 1 Port direction register DP2 bit 1
DP2.DP2_0 0 Port direction register DP2 bit 0
P3 0xFFC4 Port 3 Register
P3.P3_15 15 Port data register P3 bit 15
P3.P3_13 13 Port data register P3 bit 13
P3.P3_12 12 Port data register P3 bit 12
P3.P3_11 11 Port data register P3 bit 11
P3.P3_10 10 Port data register P3 bit 10
P3.P3_9 9 Port data register P3 bit 9
P3.P3_8 8 Port data register P3 bit 8
P3.P3_7 7 Port data register P3 bit 7
P3.P3_6 6 Port data register P3 bit 6
P3.P3_5 5 Port data register P3 bit 5
P3.P3_4 4 Port data register P3 bit 4
P3.P3_3 3 Port data register P3 bit 3
P3.P3_2 2 Port data register P3 bit 2
P3.P3_1 1 Port data register P3 bit 1
P3.P3_0 0 Port data register P3 bit 0
DP3 0xFFC6 Port 3 Direction Control Register
DP3.DP3_15 15 Port direction register DP3 bit 15
DP3.DP3_13 13 Port direction register DP3 bit 13
DP3.DP3_12 12 Port direction register DP3 bit 12
DP3.DP3_11 11 Port direction register DP3 bit 11
DP3.DP3_10 10 Port direction register DP3 bit 10
DP3.DP3_9 9 Port direction register DP3 bit 9
DP3.DP3_8 8 Port direction register DP3 bit 8
DP3.DP3_7 7 Port direction register DP3 bit 7
DP3.DP3_6 6 Port direction register DP3 bit 6
DP3.DP3_5 5 Port direction register DP3 bit 5
DP3.DP3_4 4 Port direction register DP3 bit 4
DP3.DP3_3 3 Port direction register DP3 bit 3
DP3.DP3_2 2 Port direction register DP3 bit 2
DP3.DP3_1 1 Port direction register DP3 bit 1
DP3.DP3_0 0 Port direction register DP3 bit 0
P4 0xFFC8 Port 4 Register (7 bits)
P4.P4_7 7 Port data register P4 bit 7
P4.P4_6 6 Port data register P4 bit 6
P4.P4_5 5 Port data register P4 bit 5
P4.P4_4 4 Port data register P4 bit 4
P4.P4_3 3 Port data register P4 bit 3
P4.P4_2 2 Port data register P4 bit 2
P4.P4_1 1 Port data register P4 bit 1
P4.P4_0 0 Port data register P4 bit 0
DP4 0xFFCA Port 4 Direction Control Register
DP4.DP4_7 7 Port direction register DP4 bit 7
DP4.DP4_6 6 Port direction register DP4 bit 6
DP4.DP4_5 5 Port direction register DP4 bit 5
DP4.DP4_4 4 Port direction register DP4 bit 4
DP4.DP4_3 3 Port direction register DP4 bit 3
DP4.DP4_2 2 Port direction register DP4 bit 2
DP4.DP4_1 1 Port direction register DP4 bit 1
DP4.DP4_0 0 Port direction register DP4 bit 0
P6 0xFFCC Port 6 Register (8 bits)
P6.P6_7 7 Port data register P6 bit 7
P6.P6_6 6 Port data register P6 bit 6
P6.P6_5 5 Port data register P6 bit 5
P6.P6_4 4 Port data register P6 bit 4
P6.P6_3 3 Port data register P6 bit 3
P6.P6_2 2 Port data register P6 bit 2
P6.P6_1 1 Port data register P6 bit 1
P6.P6_0 0 Port data register P6 bit 0
DP6 0xFFCE Port 6 Direction Control Register
DP6.DP6_7 7 Port direction register DP6 bit 7
DP6.DP6_6 6 Port direction register DP6 bit 6
DP6.DP6_5 5 Port direction register DP6 bit 5
DP6.DP6_4 4 Port direction register DP6 bit 4
DP6.DP6_3 3 Port direction register DP6 bit 3
DP6.DP6_2 2 Port direction register DP6 bit 2
DP6.DP6_1 1 Port direction register DP6 bit 1
DP6.DP6_0 0 Port direction register DP6 bit 0
P7 0xFFD0 Port 7 Register (8 bits)
P7.P7_7 7 Port data register P7 bit 7
P7.P7_6 6 Port data register P7 bit 6
P7.P7_5 5 Port data register P7 bit 5
P7.P7_4 4 Port data register P7 bit 4
P7.P7_3 3 Port data register P7 bit 3
P7.P7_2 2 Port data register P7 bit 2
P7.P7_1 1 Port data register P7 bit 1
P7.P7_0 0 Port data register P7 bit 0
DP7 0xFFD2 Port 7 Direction Control Register
DP7.DP7_7 7 Port direction register DP7 bit 7
DP7.DP7_6 6 Port direction register DP7 bit 6
DP7.DP7_5 5 Port direction register DP7 bit 5
DP7.DP7_4 4 Port direction register DP7 bit 4
DP7.DP7_3 3 Port direction register DP7 bit 3
DP7.DP7_2 2 Port direction register DP7 bit 2
DP7.DP7_1 1 Port direction register DP7 bit 1
DP7.DP7_0 0 Port direction register DP7 bit 0
P8 0xFFD4 Port 8 Register (8 bits)
P8.P8_7 7 Port data register P8 bit 7
P8.P8_6 6 Port data register P8 bit 6
P8.P8_5 5 Port data register P8 bit 5
P8.P8_4 4 Port data register P8 bit 4
P8.P8_3 3 Port data register P8 bit 3
P8.P8_2 2 Port data register P8 bit 2
P8.P8_1 1 Port data register P8 bit 1
P8.P8_0 0 Port data register P8 bit 0
DP8 0xFFD6 Port 8 Direction Control Register
DP8.DP8_7 7 Port direction register DP8 bit 7
DP8.DP8_6 6 Port direction register DP8 bit 6
DP8.DP8_5 5 Port direction register DP8 bit 5
DP8.DP8_4 4 Port direction register DP8 bit 4
DP8.DP8_3 3 Port direction register DP8 bit 3
DP8.DP8_2 2 Port direction register DP8 bit 2
DP8.DP8_1 1 Port direction register DP8 bit 1
DP8.DP8_0 0 Port direction register DP8 bit 0